motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-10 19:14:58 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/i386: Create gen_update_eip_cur

Browse source 
Like gen_update_cc_op, sync EIP before doing something
that could raise an exception.  Replace all gen_jmp_im
that use s->base.pc_next.

Reviewed-by: Paolo Bonzini <pbonzini@redhat.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20221001140935.465607-6-richard.henderson@linaro.org>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
This commit is contained in:
Richard Henderson 2022-10-01 07:09:14 -07:00 • committed by Paolo Bonzini
parent 8ed6c98501
commit 65e4af230d
1 changed files with 28 additions and 24 deletions
Download patch file Download diff file Expand all files Collapse all files

52
target/i386/tcg/translate.c
View file

@ -511,10 +511,14 @@ static inline void gen_op_st_rm_T0_A0(DisasContext *s, int idx, int d)
} }
} }
static inline void gen_jmp_im(DisasContext *s, target_ulong pc) static void gen_jmp_im(DisasContext *s, target_ulong pc)
{ {
tcg_gen_movi_tl(s->tmp0, pc); gen_op_jmp_v(tcg_constant_tl(pc));
gen_op_jmp_v(s->tmp0); }
static void gen_update_eip_cur(DisasContext *s)
{
gen_jmp_im(s, s->base.pc_next - s->cs_base);
} }
/* Compute SEG:REG into A0. SEG is selected from the override segment /* Compute SEG:REG into A0. SEG is selected from the override segment
@ -703,7 +707,7 @@ static bool gen_check_io(DisasContext *s, MemOp ot, TCGv_i32 port,
target_ulong next_eip = s->pc - s->cs_base; target_ulong next_eip = s->pc - s->cs_base;
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, cur_eip); gen_update_eip_cur(s);
if (s->prefix & (PREFIX_REPZ | PREFIX_REPNZ)) { if (s->prefix & (PREFIX_REPZ | PREFIX_REPNZ)) {
svm_flags |= SVM_IOIO_REP_MASK; svm_flags |= SVM_IOIO_REP_MASK;
} }
@ -1335,7 +1339,7 @@ static void gen_helper_fp_arith_STN_ST0(int op, int opreg)
static void gen_exception(DisasContext *s, int trapno) static void gen_exception(DisasContext *s, int trapno)
{ {
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, s->base.pc_next - s->cs_base); gen_update_eip_cur(s);
gen_helper_raise_exception(cpu_env, tcg_const_i32(trapno)); gen_helper_raise_exception(cpu_env, tcg_const_i32(trapno));
s->base.is_jmp = DISAS_NORETURN; s->base.is_jmp = DISAS_NORETURN;
} }
@ -2630,7 +2634,7 @@ static void gen_unknown_opcode(CPUX86State *env, DisasContext *s)
static void gen_interrupt(DisasContext *s, int intno) static void gen_interrupt(DisasContext *s, int intno)
{ {
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, s->base.pc_next - s->cs_base); gen_update_eip_cur(s);
gen_helper_raise_interrupt(cpu_env, tcg_constant_i32(intno), gen_helper_raise_interrupt(cpu_env, tcg_constant_i32(intno),
tcg_constant_i32(s->pc - s->base.pc_next)); tcg_constant_i32(s->pc - s->base.pc_next));
s->base.is_jmp = DISAS_NORETURN; s->base.is_jmp = DISAS_NORETURN;
@ -6831,7 +6835,7 @@ static bool disas_insn(DisasContext *s, CPUState *cpu)
do_lret: do_lret:
if (PE(s) && !VM86(s)) { if (PE(s) && !VM86(s)) {
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, s->base.pc_next - s->cs_base); gen_update_eip_cur(s);
gen_helper_lret_protected(cpu_env, tcg_const_i32(dflag - 1), gen_helper_lret_protected(cpu_env, tcg_const_i32(dflag - 1),
tcg_const_i32(val)); tcg_const_i32(val));
} else { } else {
@ -7327,7 +7331,7 @@ static bool disas_insn(DisasContext *s, CPUState *cpu)
} }
if (prefixes & PREFIX_REPZ) { if (prefixes & PREFIX_REPZ) {
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, s->base.pc_next - s->cs_base); gen_update_eip_cur(s);
gen_helper_pause(cpu_env, tcg_const_i32(s->pc - s->base.pc_next)); gen_helper_pause(cpu_env, tcg_const_i32(s->pc - s->base.pc_next));
s->base.is_jmp = DISAS_NORETURN; s->base.is_jmp = DISAS_NORETURN;
} }
@ -7353,7 +7357,7 @@ static bool disas_insn(DisasContext *s, CPUState *cpu)
if (CODE64(s)) if (CODE64(s))
goto illegal_op; goto illegal_op;
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, s->base.pc_next - s->cs_base); gen_update_eip_cur(s);
gen_helper_into(cpu_env, tcg_const_i32(s->pc - s->base.pc_next)); gen_helper_into(cpu_env, tcg_const_i32(s->pc - s->base.pc_next));
break; break;
#ifdef WANT_ICEBP #ifdef WANT_ICEBP
@ -7460,7 +7464,7 @@ static bool disas_insn(DisasContext *s, CPUState *cpu)
case 0x132: /* rdmsr */ case 0x132: /* rdmsr */
if (check_cpl0(s)) { if (check_cpl0(s)) {
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, s->base.pc_next - s->cs_base); gen_update_eip_cur(s);
if (b & 2) { if (b & 2) {
gen_helper_rdmsr(cpu_env); gen_helper_rdmsr(cpu_env);
} else { } else {
@ -7472,7 +7476,7 @@ static bool disas_insn(DisasContext *s, CPUState *cpu)
break; break;
case 0x131: /* rdtsc */ case 0x131: /* rdtsc */
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, s->base.pc_next - s->cs_base); gen_update_eip_cur(s);
if (tb_cflags(s->base.tb) & CF_USE_ICOUNT) { if (tb_cflags(s->base.tb) & CF_USE_ICOUNT) {
gen_io_start(); gen_io_start();
} }
@ -7483,7 +7487,7 @@ static bool disas_insn(DisasContext *s, CPUState *cpu)
break; break;
case 0x133: /* rdpmc */ case 0x133: /* rdpmc */
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, s->base.pc_next - s->cs_base); gen_update_eip_cur(s);
gen_helper_rdpmc(cpu_env); gen_helper_rdpmc(cpu_env);
s->base.is_jmp = DISAS_NORETURN; s->base.is_jmp = DISAS_NORETURN;
break; break;
@ -7513,7 +7517,7 @@ static bool disas_insn(DisasContext *s, CPUState *cpu)
case 0x105: /* syscall */ case 0x105: /* syscall */
/* XXX: is it usable in real mode ? */ /* XXX: is it usable in real mode ? */
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, s->base.pc_next - s->cs_base); gen_update_eip_cur(s);
gen_helper_syscall(cpu_env, tcg_const_i32(s->pc - s->base.pc_next)); gen_helper_syscall(cpu_env, tcg_const_i32(s->pc - s->base.pc_next));
/* TF handling for the syscall insn is different. The TF bit is checked /* TF handling for the syscall insn is different. The TF bit is checked
after the syscall insn completes. This allows #DB to not be after the syscall insn completes. This allows #DB to not be
@ -7539,13 +7543,13 @@ static bool disas_insn(DisasContext *s, CPUState *cpu)
#endif #endif
case 0x1a2: /* cpuid */ case 0x1a2: /* cpuid */
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, s->base.pc_next - s->cs_base); gen_update_eip_cur(s);
gen_helper_cpuid(cpu_env); gen_helper_cpuid(cpu_env);
break; break;
case 0xf4: /* hlt */ case 0xf4: /* hlt */
if (check_cpl0(s)) { if (check_cpl0(s)) {
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, s->base.pc_next - s->cs_base); gen_update_eip_cur(s);
gen_helper_hlt(cpu_env, tcg_const_i32(s->pc - s->base.pc_next)); gen_helper_hlt(cpu_env, tcg_const_i32(s->pc - s->base.pc_next));
s->base.is_jmp = DISAS_NORETURN; s->base.is_jmp = DISAS_NORETURN;
} }
@ -7642,7 +7646,7 @@ static bool disas_insn(DisasContext *s, CPUState *cpu)
goto illegal_op; goto illegal_op;
} }
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, s->base.pc_next - s->cs_base); gen_update_eip_cur(s);
tcg_gen_mov_tl(s->A0, cpu_regs[R_EAX]); tcg_gen_mov_tl(s->A0, cpu_regs[R_EAX]);
gen_extu(s->aflag, s->A0); gen_extu(s->aflag, s->A0);
gen_add_A0_ds_seg(s); gen_add_A0_ds_seg(s);
@ -7654,7 +7658,7 @@ static bool disas_insn(DisasContext *s, CPUState *cpu)
goto illegal_op; goto illegal_op;
} }
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, s->base.pc_next - s->cs_base); gen_update_eip_cur(s);
gen_helper_mwait(cpu_env, tcg_const_i32(s->pc - s->base.pc_next)); gen_helper_mwait(cpu_env, tcg_const_i32(s->pc - s->base.pc_next));
s->base.is_jmp = DISAS_NORETURN; s->base.is_jmp = DISAS_NORETURN;
break; break;
@ -7732,7 +7736,7 @@ static bool disas_insn(DisasContext *s, CPUState *cpu)
break; break;
} }
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, s->base.pc_next - s->cs_base); gen_update_eip_cur(s);
gen_helper_vmrun(cpu_env, tcg_const_i32(s->aflag - 1), gen_helper_vmrun(cpu_env, tcg_const_i32(s->aflag - 1),
tcg_const_i32(s->pc - s->base.pc_next)); tcg_const_i32(s->pc - s->base.pc_next));
tcg_gen_exit_tb(NULL, 0); tcg_gen_exit_tb(NULL, 0);
@ -7744,7 +7748,7 @@ static bool disas_insn(DisasContext *s, CPUState *cpu)
goto illegal_op; goto illegal_op;
} }
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, s->base.pc_next - s->cs_base); gen_update_eip_cur(s);
gen_helper_vmmcall(cpu_env); gen_helper_vmmcall(cpu_env);
break; break;
@ -7756,7 +7760,7 @@ static bool disas_insn(DisasContext *s, CPUState *cpu)
break; break;
} }
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, s->base.pc_next - s->cs_base); gen_update_eip_cur(s);
gen_helper_vmload(cpu_env, tcg_const_i32(s->aflag - 1)); gen_helper_vmload(cpu_env, tcg_const_i32(s->aflag - 1));
break; break;
@ -7768,7 +7772,7 @@ static bool disas_insn(DisasContext *s, CPUState *cpu)
break; break;
} }
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, s->base.pc_next - s->cs_base); gen_update_eip_cur(s);
gen_helper_vmsave(cpu_env, tcg_const_i32(s->aflag - 1)); gen_helper_vmsave(cpu_env, tcg_const_i32(s->aflag - 1));
break; break;
@ -7794,7 +7798,7 @@ static bool disas_insn(DisasContext *s, CPUState *cpu)
break; break;
} }
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, s->base.pc_next - s->cs_base); gen_update_eip_cur(s);
gen_helper_clgi(cpu_env); gen_helper_clgi(cpu_env);
break; break;
@ -7940,7 +7944,7 @@ static bool disas_insn(DisasContext *s, CPUState *cpu)
goto illegal_op; goto illegal_op;
} }
gen_update_cc_op(s); gen_update_cc_op(s);
gen_jmp_im(s, s->base.pc_next - s->cs_base); gen_update_eip_cur(s);
if (tb_cflags(s->base.tb) & CF_USE_ICOUNT) { if (tb_cflags(s->base.tb) & CF_USE_ICOUNT) {
gen_io_start(); gen_io_start();
} }
@ -8853,7 +8857,7 @@ static void i386_tr_tb_stop(DisasContextBase *dcbase, CPUState *cpu)
DisasContext *dc = container_of(dcbase, DisasContext, base); DisasContext *dc = container_of(dcbase, DisasContext, base);
if (dc->base.is_jmp == DISAS_TOO_MANY) { if (dc->base.is_jmp == DISAS_TOO_MANY) {
gen_jmp_im(dc, dc->base.pc_next - dc->cs_base); gen_update_eip_cur(dc);
gen_eob(dc); gen_eob(dc);
} }
} }