motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-28 20:41:52 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

docs/cxl: Fix sentence

Browse source 
Signed-off-by: Stefan Weil <sw@weilnetz.de>
Message-Id: <20230409201828.1159568-1-sw@weilnetz.de>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Acked-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Signed-off-by: Thomas Huth <thuth@redhat.com>
This commit is contained in:
Stefan Weil 2023-04-09 22:18:28 +02:00 • committed by Thomas Huth
parent ca45a640b3
commit 63cec0506e
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
docs/system/devices/cxl.rst
View file

@ -111,7 +111,7 @@ Interfaces provided include:
CXL Root Ports (CXL RP) CXL Root Ports (CXL RP)
~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~~~~~~~~~~~~~
A CXL Root Port servers te same purpose as a PCIe Root Port. A CXL Root Port serves the same purpose as a PCIe Root Port.
There are a number of CXL specific Designated Vendor Specific There are a number of CXL specific Designated Vendor Specific
Extended Capabilities (DVSEC) in PCIe Configuration Space Extended Capabilities (DVSEC) in PCIe Configuration Space
and associated component register access via PCI bars. and associated component register access via PCI bars.