motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-06 17:23:56 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

Scrap SIGN_EXTEND32.

Browse source 
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2251 c046a42c-6fe2-441c-8c8c-71466251a162
This commit is contained in:
ths 2006-12-21 13:48:28 +00:00
parent c570fd169c
commit 5dc4b74480
6 changed files with 79 additions and 78 deletions
Download patch file Download diff file Expand all files Collapse all files

6
target-mips/translate.c
View file

@ -1420,7 +1420,7 @@ static void gen_compute_branch (DisasContext *ctx, uint32_t opc,
case OPC_J:
case OPC_JAL:
/* Jump to immediate */
btarget = ((ctx->pc + 4) & SIGN_EXTEND32(0xF0000000)) | offset;
btarget = ((ctx->pc + 4) & (int32_t)0xF0000000) | offset;
break;
case OPC_JR:
case OPC_JALR:
@ -4097,14 +4097,14 @@ void cpu_reset (CPUMIPSState *env)
} else {
env->CP0_ErrorEPC = env->PC;
}
env->PC = SIGN_EXTEND32(0xBFC00000);
env->PC = (int32_t)0xBFC00000;
#if defined (MIPS_USES_R4K_TLB)
env->CP0_random = MIPS_TLB_NB - 1;
env->tlb_in_use = MIPS_TLB_NB;
#endif
env->CP0_Wired = 0;
/* SMP not implemented */
env->CP0_EBase = SIGN_EXTEND32(0x80000000);
env->CP0_EBase = (int32_t)0x80000000;
env->CP0_Config0 = MIPS_CONFIG0;
env->CP0_Config1 = MIPS_CONFIG1;
env->CP0_Config2 = MIPS_CONFIG2;