motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-07 17:53:56 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

hw/mips/bootloader: Implement nanoMIPS LI (LUI+ORI) opcode generator

Browse source 
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20221211204533.85359-5-philmd@linaro.org>
This commit is contained in:
Philippe Mathieu-Daudé 2022-12-11 18:34:09 +01:00
parent 73be38cbe3
commit 5d380e4ca8
1 changed files with 34 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

36
hw/mips/bootloader.c
View file

@ -132,12 +132,39 @@ static void bl_gen_jalr(void **p, bl_reg rs)
bl_gen_r_type(p, 0, rs, 0, BL_REG_RA, 0, 0x09); bl_gen_r_type(p, 0, rs, 0, BL_REG_RA, 0, 0x09);
} }
static void bl_gen_lui_nm(void **ptr, bl_reg rt, uint32_t imm20)
{
uint32_t insn = 0;
assert(extract32(imm20, 0, 20) == imm20);
insn = deposit32(insn, 26, 6, 0b111000);
insn = deposit32(insn, 21, 5, rt);
insn = deposit32(insn, 12, 9, extract32(imm20, 0, 9));
insn = deposit32(insn, 2, 10, extract32(imm20, 9, 10));
insn = deposit32(insn, 0, 1, sextract32(imm20, 19, 1));
st_nm32_p(ptr, insn);
}
static void bl_gen_lui(void **p, bl_reg rt, uint16_t imm) static void bl_gen_lui(void **p, bl_reg rt, uint16_t imm)
{ {
/* R6: It's a alias of AUI with RS = 0 */ /* R6: It's a alias of AUI with RS = 0 */
bl_gen_i_type(p, 0x0f, 0, rt, imm); bl_gen_i_type(p, 0x0f, 0, rt, imm);
} }
static void bl_gen_ori_nm(void **ptr, bl_reg rt, bl_reg rs, uint16_t imm12)
{
uint32_t insn = 0;
assert(extract32(imm12, 0, 12) == imm12);
insn = deposit32(insn, 26, 6, 0b100000);
insn = deposit32(insn, 21, 5, rt);
insn = deposit32(insn, 16, 5, rs);
insn = deposit32(insn, 0, 12, imm12);
st_nm32_p(ptr, insn);
}
static void bl_gen_ori(void **p, bl_reg rt, bl_reg rs, uint16_t imm) static void bl_gen_ori(void **p, bl_reg rt, bl_reg rs, uint16_t imm)
{ {
bl_gen_i_type(p, 0x0d, rs, rt, imm); bl_gen_i_type(p, 0x0d, rs, rt, imm);
@ -178,8 +205,13 @@ static void bl_gen_sd(void **p, bl_reg rt, uint8_t base, uint16_t offset)
/* Pseudo instructions */ /* Pseudo instructions */
static void bl_gen_li(void **p, bl_reg rt, uint32_t imm) static void bl_gen_li(void **p, bl_reg rt, uint32_t imm)
{ {
bl_gen_lui(p, rt, extract32(imm, 16, 16)); if (bootcpu_supports_isa(ISA_NANOMIPS32)) {
bl_gen_ori(p, rt, rt, extract32(imm, 0, 16)); bl_gen_lui_nm(p, rt, extract32(imm, 12, 20));
bl_gen_ori_nm(p, rt, rt, extract32(imm, 0, 12));
} else {
bl_gen_lui(p, rt, extract32(imm, 16, 16));
bl_gen_ori(p, rt, rt, extract32(imm, 0, 16));
}
} }
static void bl_gen_dli(void **p, bl_reg rt, uint64_t imm) static void bl_gen_dli(void **p, bl_reg rt, uint64_t imm)