mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-07 17:53:56 -06:00
target/loongarch: move translate modules to tcg/
Introduce the target/loongarch/tcg directory. Its purpose is to hold the TCG code that is selected by CONFIG_TCG Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: Song Gao <gaosong@loongson.cn> Message-Id: <20240102020200.3462097-2-gaosong@loongson.cn>
This commit is contained in:
Song Gao
parent
beb60920a1
commit
5c23704e47
24 changed files with 20 additions and 14 deletions
207
target/loongarch/tcg/insn_trans/trans_farith.c.inc
Normal file
207
target/loongarch/tcg/insn_trans/trans_farith.c.inc
Normal file
|
|
@ -0,0 +1,207 @@
|
|||
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
||||
/*
|
||||
* Copyright (c) 2021 Loongson Technology Corporation Limited
|
||||
*/
|
||||
|
||||
#ifndef CONFIG_USER_ONLY
|
||||
#define CHECK_FPE do { \
|
||||
if ((ctx->base.tb->flags & HW_FLAGS_EUEN_FPE) == 0) { \
|
||||
generate_exception(ctx, EXCCODE_FPD); \
|
||||
return true; \
|
||||
} \
|
||||
} while (0)
|
||||
#else
|
||||
#define CHECK_FPE
|
||||
#endif
|
||||
|
||||
static bool gen_fff(DisasContext *ctx, arg_fff *a,
|
||||
void (*func)(TCGv, TCGv_env, TCGv, TCGv))
|
||||
{
|
||||
TCGv dest = get_fpr(ctx, a->fd);
|
||||
TCGv src1 = get_fpr(ctx, a->fj);
|
||||
TCGv src2 = get_fpr(ctx, a->fk);
|
||||
|
||||
CHECK_FPE;
|
||||
|
||||
func(dest, tcg_env, src1, src2);
|
||||
set_fpr(a->fd, dest);
|
||||
|
||||
return true;
|
||||
}
|
||||
|
||||
static bool gen_ff(DisasContext *ctx, arg_ff *a,
|
||||
void (*func)(TCGv, TCGv_env, TCGv))
|
||||
{
|
||||
TCGv dest = get_fpr(ctx, a->fd);
|
||||
TCGv src = get_fpr(ctx, a->fj);
|
||||
|
||||
CHECK_FPE;
|
||||
|
||||
func(dest, tcg_env, src);
|
||||
set_fpr(a->fd, dest);
|
||||
|
||||
return true;
|
||||
}
|
||||
|
||||
static bool gen_muladd(DisasContext *ctx, arg_ffff *a,
|
||||
void (*func)(TCGv, TCGv_env, TCGv, TCGv, TCGv, TCGv_i32),
|
||||
int flag)
|
||||
{
|
||||
TCGv_i32 tflag = tcg_constant_i32(flag);
|
||||
TCGv dest = get_fpr(ctx, a->fd);
|
||||
TCGv src1 = get_fpr(ctx, a->fj);
|
||||
TCGv src2 = get_fpr(ctx, a->fk);
|
||||
TCGv src3 = get_fpr(ctx, a->fa);
|
||||
|
||||
CHECK_FPE;
|
||||
|
||||
func(dest, tcg_env, src1, src2, src3, tflag);
|
||||
set_fpr(a->fd, dest);
|
||||
|
||||
return true;
|
||||
}
|
||||
|
||||
static bool trans_fcopysign_s(DisasContext *ctx, arg_fcopysign_s *a)
|
||||
{
|
||||
TCGv dest = get_fpr(ctx, a->fd);
|
||||
TCGv src1 = get_fpr(ctx, a->fk);
|
||||
TCGv src2 = get_fpr(ctx, a->fj);
|
||||
|
||||
if (!avail_FP_SP(ctx)) {
|
||||
return false;
|
||||
}
|
||||
|
||||
CHECK_FPE;
|
||||
|
||||
tcg_gen_deposit_i64(dest, src1, src2, 0, 31);
|
||||
set_fpr(a->fd, dest);
|
||||
|
||||
return true;
|
||||
}
|
||||
|
||||
static bool trans_fcopysign_d(DisasContext *ctx, arg_fcopysign_d *a)
|
||||
{
|
||||
TCGv dest = get_fpr(ctx, a->fd);
|
||||
TCGv src1 = get_fpr(ctx, a->fk);
|
||||
TCGv src2 = get_fpr(ctx, a->fj);
|
||||
|
||||
if (!avail_FP_DP(ctx)) {
|
||||
return false;
|
||||
}
|
||||
|
||||
CHECK_FPE;
|
||||
|
||||
tcg_gen_deposit_i64(dest, src1, src2, 0, 63);
|
||||
set_fpr(a->fd, dest);
|
||||
|
||||
return true;
|
||||
}
|
||||
|
||||
static bool trans_fabs_s(DisasContext *ctx, arg_fabs_s *a)
|
||||
{
|
||||
TCGv dest = get_fpr(ctx, a->fd);
|
||||
TCGv src = get_fpr(ctx, a->fj);
|
||||
|
||||
if (!avail_FP_SP(ctx)) {
|
||||
return false;
|
||||
}
|
||||
|
||||
CHECK_FPE;
|
||||
|
||||
tcg_gen_andi_i64(dest, src, MAKE_64BIT_MASK(0, 31));
|
||||
gen_nanbox_s(dest, dest);
|
||||
set_fpr(a->fd, dest);
|
||||
|
||||
return true;
|
||||
}
|
||||
|
||||
static bool trans_fabs_d(DisasContext *ctx, arg_fabs_d *a)
|
||||
{
|
||||
TCGv dest = get_fpr(ctx, a->fd);
|
||||
TCGv src = get_fpr(ctx, a->fj);
|
||||
|
||||
if (!avail_FP_DP(ctx)) {
|
||||
return false;
|
||||
}
|
||||
|
||||
CHECK_FPE;
|
||||
|
||||
tcg_gen_andi_i64(dest, src, MAKE_64BIT_MASK(0, 63));
|
||||
set_fpr(a->fd, dest);
|
||||
|
||||
return true;
|
||||
}
|
||||
|
||||
static bool trans_fneg_s(DisasContext *ctx, arg_fneg_s *a)
|
||||
{
|
||||
TCGv dest = get_fpr(ctx, a->fd);
|
||||
TCGv src = get_fpr(ctx, a->fj);
|
||||
|
||||
if (!avail_FP_SP(ctx)) {
|
||||
return false;
|
||||
}
|
||||
|
||||
CHECK_FPE;
|
||||
|
||||
tcg_gen_xori_i64(dest, src, 0x80000000);
|
||||
gen_nanbox_s(dest, dest);
|
||||
set_fpr(a->fd, dest);
|
||||
|
||||
return true;
|
||||
}
|
||||
|
||||
static bool trans_fneg_d(DisasContext *ctx, arg_fneg_d *a)
|
||||
{
|
||||
TCGv dest = get_fpr(ctx, a->fd);
|
||||
TCGv src = get_fpr(ctx, a->fj);
|
||||
|
||||
if (!avail_FP_DP(ctx)) {
|
||||
return false;
|
||||
}
|
||||
|
||||
CHECK_FPE;
|
||||
|
||||
tcg_gen_xori_i64(dest, src, 0x8000000000000000LL);
|
||||
set_fpr(a->fd, dest);
|
||||
|
||||
return true;
|
||||
}
|
||||
|
||||
TRANS(fadd_s, FP_SP, gen_fff, gen_helper_fadd_s)
|
||||
TRANS(fadd_d, FP_DP, gen_fff, gen_helper_fadd_d)
|
||||
TRANS(fsub_s, FP_SP, gen_fff, gen_helper_fsub_s)
|
||||
TRANS(fsub_d, FP_DP, gen_fff, gen_helper_fsub_d)
|
||||
TRANS(fmul_s, FP_SP, gen_fff, gen_helper_fmul_s)
|
||||
TRANS(fmul_d, FP_DP, gen_fff, gen_helper_fmul_d)
|
||||
TRANS(fdiv_s, FP_SP, gen_fff, gen_helper_fdiv_s)
|
||||
TRANS(fdiv_d, FP_DP, gen_fff, gen_helper_fdiv_d)
|
||||
TRANS(fmax_s, FP_SP, gen_fff, gen_helper_fmax_s)
|
||||
TRANS(fmax_d, FP_DP, gen_fff, gen_helper_fmax_d)
|
||||
TRANS(fmin_s, FP_SP, gen_fff, gen_helper_fmin_s)
|
||||
TRANS(fmin_d, FP_DP, gen_fff, gen_helper_fmin_d)
|
||||
TRANS(fmaxa_s, FP_SP, gen_fff, gen_helper_fmaxa_s)
|
||||
TRANS(fmaxa_d, FP_DP, gen_fff, gen_helper_fmaxa_d)
|
||||
TRANS(fmina_s, FP_SP, gen_fff, gen_helper_fmina_s)
|
||||
TRANS(fmina_d, FP_DP, gen_fff, gen_helper_fmina_d)
|
||||
TRANS(fscaleb_s, FP_SP, gen_fff, gen_helper_fscaleb_s)
|
||||
TRANS(fscaleb_d, FP_DP, gen_fff, gen_helper_fscaleb_d)
|
||||
TRANS(fsqrt_s, FP_SP, gen_ff, gen_helper_fsqrt_s)
|
||||
TRANS(fsqrt_d, FP_DP, gen_ff, gen_helper_fsqrt_d)
|
||||
TRANS(frecip_s, FP_SP, gen_ff, gen_helper_frecip_s)
|
||||
TRANS(frecip_d, FP_DP, gen_ff, gen_helper_frecip_d)
|
||||
TRANS(frsqrt_s, FP_SP, gen_ff, gen_helper_frsqrt_s)
|
||||
TRANS(frsqrt_d, FP_DP, gen_ff, gen_helper_frsqrt_d)
|
||||
TRANS(flogb_s, FP_SP, gen_ff, gen_helper_flogb_s)
|
||||
TRANS(flogb_d, FP_DP, gen_ff, gen_helper_flogb_d)
|
||||
TRANS(fclass_s, FP_SP, gen_ff, gen_helper_fclass_s)
|
||||
TRANS(fclass_d, FP_DP, gen_ff, gen_helper_fclass_d)
|
||||
TRANS(fmadd_s, FP_SP, gen_muladd, gen_helper_fmuladd_s, 0)
|
||||
TRANS(fmadd_d, FP_DP, gen_muladd, gen_helper_fmuladd_d, 0)
|
||||
TRANS(fmsub_s, FP_SP, gen_muladd, gen_helper_fmuladd_s, float_muladd_negate_c)
|
||||
TRANS(fmsub_d, FP_DP, gen_muladd, gen_helper_fmuladd_d, float_muladd_negate_c)
|
||||
TRANS(fnmadd_s, FP_SP, gen_muladd, gen_helper_fmuladd_s, float_muladd_negate_result)
|
||||
TRANS(fnmadd_d, FP_DP, gen_muladd, gen_helper_fmuladd_d, float_muladd_negate_result)
|
||||
TRANS(fnmsub_s, FP_SP, gen_muladd, gen_helper_fmuladd_s,
|
||||
float_muladd_negate_c | float_muladd_negate_result)
|
||||
TRANS(fnmsub_d, FP_DP, gen_muladd, gen_helper_fmuladd_d,
|
||||
float_muladd_negate_c | float_muladd_negate_result)
|
||||
Loading…
Add table
Add a link
Reference in a new issue