mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-04 16:23:55 -06:00
STM32F2xx: Add the SPI device
Add the STM32F2xx SPI device. Signed-off-by: Alistair Francis <alistair@alistair23.me> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Message-id: 8197811d5c94f814fa67c6a33ca2f7fd0aa97432.1474742262.git.alistair@alistair23.me Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
d1f711d407
commit
5ae74402d1
4 changed files with 299 additions and 0 deletions
72
include/hw/ssi/stm32f2xx_spi.h
Normal file
72
include/hw/ssi/stm32f2xx_spi.h
Normal file
|
@ -0,0 +1,72 @@
|
|||
/*
|
||||
* STM32F2XX SPI
|
||||
*
|
||||
* Copyright (c) 2014 Alistair Francis <alistair@alistair23.me>
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
||||
* of this software and associated documentation files (the "Software"), to deal
|
||||
* in the Software without restriction, including without limitation the rights
|
||||
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
||||
* copies of the Software, and to permit persons to whom the Software is
|
||||
* furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
||||
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
||||
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
||||
* THE SOFTWARE.
|
||||
*/
|
||||
|
||||
#ifndef HW_STM32F2XX_SPI_H
|
||||
#define HW_STM32F2XX_SPI_H
|
||||
|
||||
#include "hw/sysbus.h"
|
||||
#include "hw/hw.h"
|
||||
#include "hw/ssi/ssi.h"
|
||||
|
||||
#define STM_SPI_CR1 0x00
|
||||
#define STM_SPI_CR2 0x04
|
||||
#define STM_SPI_SR 0x08
|
||||
#define STM_SPI_DR 0x0C
|
||||
#define STM_SPI_CRCPR 0x10
|
||||
#define STM_SPI_RXCRCR 0x14
|
||||
#define STM_SPI_TXCRCR 0x18
|
||||
#define STM_SPI_I2SCFGR 0x1C
|
||||
#define STM_SPI_I2SPR 0x20
|
||||
|
||||
#define STM_SPI_CR1_SPE (1 << 6)
|
||||
#define STM_SPI_CR1_MSTR (1 << 2)
|
||||
|
||||
#define STM_SPI_SR_RXNE 1
|
||||
|
||||
#define TYPE_STM32F2XX_SPI "stm32f2xx-spi"
|
||||
#define STM32F2XX_SPI(obj) \
|
||||
OBJECT_CHECK(STM32F2XXSPIState, (obj), TYPE_STM32F2XX_SPI)
|
||||
|
||||
typedef struct {
|
||||
/* <private> */
|
||||
SysBusDevice parent_obj;
|
||||
|
||||
/* <public> */
|
||||
MemoryRegion mmio;
|
||||
|
||||
uint32_t spi_cr1;
|
||||
uint32_t spi_cr2;
|
||||
uint32_t spi_sr;
|
||||
uint32_t spi_dr;
|
||||
uint32_t spi_crcpr;
|
||||
uint32_t spi_rxcrcr;
|
||||
uint32_t spi_txcrcr;
|
||||
uint32_t spi_i2scfgr;
|
||||
uint32_t spi_i2spr;
|
||||
|
||||
qemu_irq irq;
|
||||
SSIBus *ssi;
|
||||
} STM32F2XXSPIState;
|
||||
|
||||
#endif /* HW_STM32F2XX_SPI_H */
|
Loading…
Add table
Add a link
Reference in a new issue