motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-06 01:03:55 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/openrisc: Use identical sizes for ITLB and DTLB

Browse source 
The sizes are already the same, however, we can improve things
if they are identical by design.

Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Stafford Horne <shorne@gmail.com>
This commit is contained in:
Richard Henderson 2018-05-22 20:18:20 -07:00 • committed by Stafford Horne
parent b9bed1b9ab
commit 56c3a14156
4 changed files with 16 additions and 18 deletions
Download patch file Download diff file Expand all files Collapse all files

10
target/openrisc/cpu.h
View file

@ -222,10 +222,8 @@ enum {
/* TLB size */
enum {
DTLB_SIZE = 64,
DTLB_MASK = (DTLB_SIZE-1),
ITLB_SIZE = 64,
ITLB_MASK = (ITLB_SIZE-1),
TLB_SIZE = 64,
TLB_MASK = TLB_SIZE - 1,
};
/* TLB prot */
@ -254,8 +252,8 @@ typedef struct OpenRISCTLBEntry {
#ifndef CONFIG_USER_ONLY
typedef struct CPUOpenRISCTLBContext {
OpenRISCTLBEntry itlb[ITLB_SIZE];
OpenRISCTLBEntry dtlb[DTLB_SIZE];
OpenRISCTLBEntry itlb[TLB_SIZE];
OpenRISCTLBEntry dtlb[TLB_SIZE];
int (*cpu_openrisc_map_address_code)(struct OpenRISCCPU *cpu,
hwaddr *physical,