mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-07 09:43:56 -06:00
hw/misc/mips_itu: Make MIPSITUState target agnostic
When prototyping a heterogenous machine including the ITU, we get: include/hw/misc/mips_itu.h:76:5: error: unknown type name 'MIPSCPU' MIPSCPU *cpu0; ^ MIPSCPU is declared in the target specific "cpu.h" header, but we don't want to include it, because "cpu.h" is target specific and its inclusion taints all files including "mips_itu.h", which become target specific too. We can however use the 'ArchCPU *' type in the public header. By keeping the TYPE_MIPS_CPU QOM type check in the link property declaration, QOM core code will still check the property is a correct MIPS CPU. TYPE_MIPS_ITU is still built per-(MIPS)target, but its header can now be included by other targets. Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20231009171443.12145-4-philmd@linaro.org>
This commit is contained in:
parent
db646e830e
commit
53af33a5b4
2 changed files with 3 additions and 3 deletions
|
@ -73,7 +73,7 @@ struct MIPSITUState {
|
|||
|
||||
/* SAAR */
|
||||
uint64_t *saar;
|
||||
MIPSCPU *cpu0;
|
||||
ArchCPU *cpu0;
|
||||
};
|
||||
|
||||
/* Get ITC Configuration Tag memory region. */
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue