motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-09 02:24:58 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target-arm: Implement ARMv8 SIMD VMAXNM and VMINNM instructions.

Browse source 
This adds support for the ARMv8 Advanced SIMD VMAXNM and VMINNM
instructions.

Signed-off-by: Will Newton <will.newton@linaro.org>
Message-id: 1386158099-9239-7-git-send-email-will.newton@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Will Newton 2013-12-06 17:01:42 +00:00 • committed by Peter Maydell
parent 40cfacdd80
commit 505935fc76
1 changed files with 22 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

27
target-arm/translate.c
View file

@ -4553,7 +4553,7 @@ static void gen_neon_narrow_op(int op, int u, int size,
#define NEON_3R_FLOAT_CMP 28 /* float VCEQ, VCGE, VCGT */ #define NEON_3R_FLOAT_CMP 28 /* float VCEQ, VCGE, VCGT */
#define NEON_3R_FLOAT_ACMP 29 /* float VACGE, VACGT, VACLE, VACLT */ #define NEON_3R_FLOAT_ACMP 29 /* float VACGE, VACGT, VACLE, VACLT */
#define NEON_3R_FLOAT_MINMAX 30 /* float VMIN, VMAX */ #define NEON_3R_FLOAT_MINMAX 30 /* float VMIN, VMAX */
#define NEON_3R_VRECPS_VRSQRTS 31 /* float VRECPS, VRSQRTS */ #define NEON_3R_FLOAT_MISC 31 /* float VRECPS, VRSQRTS, VMAXNM/MINNM */
static const uint8_t neon_3r_sizes[] = { static const uint8_t neon_3r_sizes[] = {
[NEON_3R_VHADD] = 0x7, [NEON_3R_VHADD] = 0x7,
@ -4586,7 +4586,7 @@ static const uint8_t neon_3r_sizes[] = {
[NEON_3R_FLOAT_CMP] = 0x5, /* size bit 1 encodes op */ [NEON_3R_FLOAT_CMP] = 0x5, /* size bit 1 encodes op */
[NEON_3R_FLOAT_ACMP] = 0x5, /* size bit 1 encodes op */ [NEON_3R_FLOAT_ACMP] = 0x5, /* size bit 1 encodes op */
[NEON_3R_FLOAT_MINMAX] = 0x5, /* size bit 1 encodes op */ [NEON_3R_FLOAT_MINMAX] = 0x5, /* size bit 1 encodes op */
[NEON_3R_VRECPS_VRSQRTS] = 0x5, /* size bit 1 encodes op */ [NEON_3R_FLOAT_MISC] = 0x5, /* size bit 1 encodes op */
}; };
/* Symbolic constants for op fields for Neon 2-register miscellaneous. /* Symbolic constants for op fields for Neon 2-register miscellaneous.
@ -4847,8 +4847,9 @@ static int disas_neon_data_insn(CPUARMState * env, DisasContext *s, uint32_t ins
return 1; return 1;
} }
break; break;
case NEON_3R_VRECPS_VRSQRTS: case NEON_3R_FLOAT_MISC:
if (u) { /* VMAXNM/VMINNM in ARMv8 */
if (u && !arm_feature(env, ARM_FEATURE_V8)) {
return 1; return 1;
} }
break; break;
@ -5137,11 +5138,23 @@ static int disas_neon_data_insn(CPUARMState * env, DisasContext *s, uint32_t ins
tcg_temp_free_ptr(fpstatus); tcg_temp_free_ptr(fpstatus);
break; break;
} }
case NEON_3R_VRECPS_VRSQRTS: case NEON_3R_FLOAT_MISC:
if (size == 0) if (u) {
/* VMAXNM/VMINNM */
TCGv_ptr fpstatus = get_fpstatus_ptr(1);
if (size == 0) {
gen_helper_vfp_maxnms(tmp, tmp, tmp2, fpstatus);
} else {
gen_helper_vfp_minnms(tmp, tmp, tmp2, fpstatus);
}
tcg_temp_free_ptr(fpstatus);
} else {
if (size == 0) {
gen_helper_recps_f32(tmp, tmp, tmp2, cpu_env); gen_helper_recps_f32(tmp, tmp, tmp2, cpu_env);
else } else {
gen_helper_rsqrts_f32(tmp, tmp, tmp2, cpu_env); gen_helper_rsqrts_f32(tmp, tmp, tmp2, cpu_env);
}
}
break; break;
case NEON_3R_VFM: case NEON_3R_VFM:
{ {