motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-05 00:33:55 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

hw/riscv/riscv-iommu: add hpm events mmio write

Browse source 
To support hpm events mmio writes, done via
riscv_iommu_process_hpmevt_write(), we're also adding the 'hpm-counters'
IOMMU property that are used to determine the amount of counters
available in the IOMMU.

Note that everything we did so far didn't change any IOMMU behavior
because we're still not advertising HPM capability to software. This
will be done in the next patch.

Signed-off-by: Tomasz Jeznach <tjeznach@rivosinc.com>
Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Message-ID: <20250224190826.1858473-9-dbarboza@ventanamicro.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
Tomasz Jeznach 2025-02-24 16:08:23 -03:00 • committed by Alistair Francis
parent 91dd0bd021
commit 4faa3e6f90
4 changed files with 93 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

88
hw/riscv/riscv-iommu-hpm.c
View file

@ -281,3 +281,91 @@ void riscv_iommu_process_hpmcycle_write(RISCVIOMMUState *s)
s->hpmcycle_prev = get_cycles();
hpm_setup_timer(s, s->hpmcycle_val);
}
static inline bool check_valid_event_id(unsigned event_id)
{
return event_id > RISCV_IOMMU_HPMEVENT_INVALID &&
event_id < RISCV_IOMMU_HPMEVENT_MAX;
}
static gboolean hpm_event_equal(gpointer key, gpointer value, gpointer udata)
{
uint32_t *pair = udata;
if (GPOINTER_TO_UINT(value) & (1 << pair[0])) {
pair[1] = GPOINTER_TO_UINT(key);
return true;
}
return false;
}
/* Caller must check ctr_idx against hpm_ctrs to see if its supported or not. */
static void update_event_map(RISCVIOMMUState *s, uint64_t value,
uint32_t ctr_idx)
{
unsigned event_id = get_field(value, RISCV_IOMMU_IOHPMEVT_EVENT_ID);
uint32_t pair[2] = { ctr_idx, RISCV_IOMMU_HPMEVENT_INVALID };
uint32_t new_value = 1 << ctr_idx;
gpointer data;
/*
* If EventID field is RISCV_IOMMU_HPMEVENT_INVALID
* remove the current mapping.
*/
if (event_id == RISCV_IOMMU_HPMEVENT_INVALID) {
data = g_hash_table_find(s->hpm_event_ctr_map, hpm_event_equal, pair);
new_value = GPOINTER_TO_UINT(data) & ~(new_value);
if (new_value != 0) {
g_hash_table_replace(s->hpm_event_ctr_map,
GUINT_TO_POINTER(pair[1]),
GUINT_TO_POINTER(new_value));
} else {
g_hash_table_remove(s->hpm_event_ctr_map,
GUINT_TO_POINTER(pair[1]));
}
return;
}
/* Update the counter mask if the event is already enabled. */
if (g_hash_table_lookup_extended(s->hpm_event_ctr_map,
GUINT_TO_POINTER(event_id),
NULL,
&data)) {
new_value |= GPOINTER_TO_UINT(data);
}
g_hash_table_insert(s->hpm_event_ctr_map,
GUINT_TO_POINTER(event_id),
GUINT_TO_POINTER(new_value));
}
void riscv_iommu_process_hpmevt_write(RISCVIOMMUState *s, uint32_t evt_reg)
{
const uint32_t ctr_idx = (evt_reg - RISCV_IOMMU_REG_IOHPMEVT_BASE) >> 3;
const uint32_t ovf = riscv_iommu_reg_get32(s, RISCV_IOMMU_REG_IOCOUNTOVF);
uint64_t val = riscv_iommu_reg_get64(s, evt_reg);
if (ctr_idx >= s->hpm_cntrs) {
return;
}
/* Clear OF bit in IOCNTOVF if it's being cleared in IOHPMEVT register. */
if (get_field(ovf, BIT(ctr_idx + 1)) &&
!get_field(val, RISCV_IOMMU_IOHPMEVT_OF)) {
/* +1 to offset CYCLE register OF bit. */
riscv_iommu_reg_mod32(
s, RISCV_IOMMU_REG_IOCOUNTOVF, 0, BIT(ctr_idx + 1));
}
if (!check_valid_event_id(get_field(val, RISCV_IOMMU_IOHPMEVT_EVENT_ID))) {
/* Reset EventID (WARL) field to invalid. */
val = set_field(val, RISCV_IOMMU_IOHPMEVT_EVENT_ID,
RISCV_IOMMU_HPMEVENT_INVALID);
riscv_iommu_reg_set64(s, evt_reg, val);
}
update_event_map(s, val, ctr_idx);
}