mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-08 18:23:57 -06:00
target/arm: fix exception syndrome for AArch32 bkpt insn
pci, vmbus, adb, s390x/css-bridge: Switch buses to 3-phase reset system/vl.c: Fix handling of '-serial none -serial something' target/arm: Add ID_AA64ZFR0_EL1.B16B16 to the exposed-to-userspace set tests/qtest/xlnx-versal-trng-test.c: Drop use of variable length array target/arm: Reinstate "vfp" property on AArch32 CPUs doc/sphinx/hxtool.py: add optional label argument to SRST directive hw/arm: Check for CPU types in machine_run_board_init() for various boards pci-host: designware: Limit value range of iATU viewport register hw/arm: Convert some DPRINTF macros to trace events and guest errors hw/arm: NPCM7XX SoC: Add GMAC ethernet controller devices hw/arm: Implement BCM2835 SPI Controller -----BEGIN PGP SIGNATURE----- iQJNBAABCAA3FiEE4aXFk81BneKOgxXPPCUl7RQ2DN4FAmW9C84ZHHBldGVyLm1h eWRlbGxAbGluYXJvLm9yZwAKCRA8JSXtFDYM3qS6D/wM0/JGEYfaadpuMEOAx4PG AnfScbPqVhx9J31P2Ks3VrB5F108aq/SaL2BmCb3BLF/ECChlhBXIjd7ukdHstts F1TvqtvLGDZQz6wSVUeB0YOvAjGa3vIskn+Xvk9e6Ne6PcXgVnxAof/cPsXUiYNy 6DJjNiLJ/a9Xgq9rjFO6vzW3AL95U6/FmD2F0pOotWXERhNhoyYVV6RtyeqKlDQP yFVk5h601YURk9PeNZn9zpOpZqjAM7PxyF3X50N3Sv+G0uoKSr6b+c3/fDJbJo3+ 0LXomEa8hdheQxm1dLY5OD0JX3bvYxwH41bDg9B0iEdjxUdXt6LfXI9Nvw9BAwix 8AcGJJUaL4XU4uPfHBpRJApM15+MRb0hqfv4ZcGk8e67IIqVeDbKL2clTQGoHSg1 KaB0POhtFx//M/uBOyk/FR2gb2eBNU8GuoCgxdDwh0K5ylcaK1YPiX4Tcglu4iS0 Frvazphb2pO1BK6JiJwN2/9ezzDkDJqTKoSqdc4g3ETVOGnxr+tXwcds3t2iK3g2 y+pgijDOAT3bJO5kYeGvhoEJPKqXwJ3UQ8zTJsU2XSYwBjIyv5V3oOn6elwYJaWq yUDTC3QEK61KfnQnfTyLfdGWX1aVzHnYLWmQdO+3cczuQU0s0MP246Z1GAgDtgvD jGjDBz6mryWvP2H0xSmERQ== =azdP -----END PGP SIGNATURE----- Merge tag 'pull-target-arm-20240202' of https://git.linaro.org/people/pmaydell/qemu-arm into staging target/arm: fix exception syndrome for AArch32 bkpt insn pci, vmbus, adb, s390x/css-bridge: Switch buses to 3-phase reset system/vl.c: Fix handling of '-serial none -serial something' target/arm: Add ID_AA64ZFR0_EL1.B16B16 to the exposed-to-userspace set tests/qtest/xlnx-versal-trng-test.c: Drop use of variable length array target/arm: Reinstate "vfp" property on AArch32 CPUs doc/sphinx/hxtool.py: add optional label argument to SRST directive hw/arm: Check for CPU types in machine_run_board_init() for various boards pci-host: designware: Limit value range of iATU viewport register hw/arm: Convert some DPRINTF macros to trace events and guest errors hw/arm: NPCM7XX SoC: Add GMAC ethernet controller devices hw/arm: Implement BCM2835 SPI Controller # -----BEGIN PGP SIGNATURE----- # # iQJNBAABCAA3FiEE4aXFk81BneKOgxXPPCUl7RQ2DN4FAmW9C84ZHHBldGVyLm1h # eWRlbGxAbGluYXJvLm9yZwAKCRA8JSXtFDYM3qS6D/wM0/JGEYfaadpuMEOAx4PG # AnfScbPqVhx9J31P2Ks3VrB5F108aq/SaL2BmCb3BLF/ECChlhBXIjd7ukdHstts # F1TvqtvLGDZQz6wSVUeB0YOvAjGa3vIskn+Xvk9e6Ne6PcXgVnxAof/cPsXUiYNy # 6DJjNiLJ/a9Xgq9rjFO6vzW3AL95U6/FmD2F0pOotWXERhNhoyYVV6RtyeqKlDQP # yFVk5h601YURk9PeNZn9zpOpZqjAM7PxyF3X50N3Sv+G0uoKSr6b+c3/fDJbJo3+ # 0LXomEa8hdheQxm1dLY5OD0JX3bvYxwH41bDg9B0iEdjxUdXt6LfXI9Nvw9BAwix # 8AcGJJUaL4XU4uPfHBpRJApM15+MRb0hqfv4ZcGk8e67IIqVeDbKL2clTQGoHSg1 # KaB0POhtFx//M/uBOyk/FR2gb2eBNU8GuoCgxdDwh0K5ylcaK1YPiX4Tcglu4iS0 # Frvazphb2pO1BK6JiJwN2/9ezzDkDJqTKoSqdc4g3ETVOGnxr+tXwcds3t2iK3g2 # y+pgijDOAT3bJO5kYeGvhoEJPKqXwJ3UQ8zTJsU2XSYwBjIyv5V3oOn6elwYJaWq # yUDTC3QEK61KfnQnfTyLfdGWX1aVzHnYLWmQdO+3cczuQU0s0MP246Z1GAgDtgvD # jGjDBz6mryWvP2H0xSmERQ== # =azdP # -----END PGP SIGNATURE----- # gpg: Signature made Fri 02 Feb 2024 15:35:42 GMT # gpg: using RSA key E1A5C593CD419DE28E8315CF3C2525ED14360CDE # gpg: issuer "peter.maydell@linaro.org" # gpg: Good signature from "Peter Maydell <peter.maydell@linaro.org>" [ultimate] # gpg: aka "Peter Maydell <pmaydell@gmail.com>" [ultimate] # gpg: aka "Peter Maydell <pmaydell@chiark.greenend.org.uk>" [ultimate] # gpg: aka "Peter Maydell <peter@archaic.org.uk>" [ultimate] # Primary key fingerprint: E1A5 C593 CD41 9DE2 8E83 15CF 3C25 25ED 1436 0CDE * tag 'pull-target-arm-20240202' of https://git.linaro.org/people/pmaydell/qemu-arm: (36 commits) hw/arm: Connect SPI Controller to BCM2835 hw/ssi: Implement BCM2835 SPI Controller tests/qtest: Adding PCS Module test to GMAC Qtest hw/net: GMAC Tx Implementation hw/net: GMAC Rx Implementation tests/qtest: Creating qtest for GMAC Module hw/arm: Add GMAC devices to NPCM7XX SoC hw/net: Add NPCMXXX GMAC device hw/xen: convert stderr prints to error/warn reports hw/xen/xen-hvm-common.c: convert DPRINTF to tracepoints hw/xen/xen-mapcache.c: convert DPRINTF to tracepoints hw/arm/xen_arm.c: convert DPRINTF to trace events and error/warn reports hw/arm/z2: convert DPRINTF to trace events and guest errors hw/arm/strongarm.c: convert DPRINTF to trace events and guest errors pci-host: designware: Limit value range of iATU viewport register hw/arm/zynq: Check for CPU types in machine_run_board_init() hw/arm/vexpress: Check for CPU types in machine_run_board_init() hw/arm/npcm7xx_boards: Simplify setting MachineClass::valid_cpu_types[] hw/arm/musca: Simplify setting MachineClass::valid_cpu_types[] hw/arm/msf2: Simplify setting MachineClass::valid_cpu_types[] ... Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Peter Maydell
commit
4f2fdb10b5
50 changed files with 2388 additions and 244 deletions
|
|
@ -231,6 +231,7 @@ qtests_aarch64 = \
|
|||
(config_all_devices.has_key('CONFIG_RASPI') ? ['bcm2835-dma-test'] : []) + \
|
||||
(config_all_accel.has_key('CONFIG_TCG') and \
|
||||
config_all_devices.has_key('CONFIG_TPM_TIS_I2C') ? ['tpm-tis-i2c-test'] : []) + \
|
||||
(config_all_devices.has_key('CONFIG_NPCM7XX') ? qtests_npcm7xx : []) + \
|
||||
['arm-cpu-features',
|
||||
'numa-test',
|
||||
'boot-serial-test',
|
||||
|
|
|
|||
344
tests/qtest/npcm_gmac-test.c
Normal file
344
tests/qtest/npcm_gmac-test.c
Normal file
|
|
@ -0,0 +1,344 @@
|
|||
/*
|
||||
* QTests for Nuvoton NPCM7xx/8xx GMAC Modules.
|
||||
*
|
||||
* Copyright 2024 Google LLC
|
||||
* Authors:
|
||||
* Hao Wu <wuhaotsh@google.com>
|
||||
* Nabih Estefan <nabihestefan@google.com>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms of the GNU General Public License as published by the
|
||||
* Free Software Foundation; either version 2 of the License, or
|
||||
* (at your option) any later version.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful, but WITHOUT
|
||||
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||||
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
||||
* for more details.
|
||||
*/
|
||||
|
||||
#include "qemu/osdep.h"
|
||||
#include "libqos/libqos.h"
|
||||
|
||||
/* Name of the GMAC Device */
|
||||
#define TYPE_NPCM_GMAC "npcm-gmac"
|
||||
|
||||
/* Address of the PCS Module */
|
||||
#define PCS_BASE_ADDRESS 0xf0780000
|
||||
#define NPCM_PCS_IND_AC_BA 0x1fe
|
||||
|
||||
typedef struct GMACModule {
|
||||
int irq;
|
||||
uint64_t base_addr;
|
||||
} GMACModule;
|
||||
|
||||
typedef struct TestData {
|
||||
const GMACModule *module;
|
||||
} TestData;
|
||||
|
||||
/* Values extracted from hw/arm/npcm8xx.c */
|
||||
static const GMACModule gmac_module_list[] = {
|
||||
{
|
||||
.irq = 14,
|
||||
.base_addr = 0xf0802000
|
||||
},
|
||||
{
|
||||
.irq = 15,
|
||||
.base_addr = 0xf0804000
|
||||
},
|
||||
{
|
||||
.irq = 16,
|
||||
.base_addr = 0xf0806000
|
||||
},
|
||||
{
|
||||
.irq = 17,
|
||||
.base_addr = 0xf0808000
|
||||
}
|
||||
};
|
||||
|
||||
/* Returns the index of the GMAC module. */
|
||||
static int gmac_module_index(const GMACModule *mod)
|
||||
{
|
||||
ptrdiff_t diff = mod - gmac_module_list;
|
||||
|
||||
g_assert_true(diff >= 0 && diff < ARRAY_SIZE(gmac_module_list));
|
||||
|
||||
return diff;
|
||||
}
|
||||
|
||||
/* 32-bit register indices. Taken from npcm_gmac.c */
|
||||
typedef enum NPCMRegister {
|
||||
/* DMA Registers */
|
||||
NPCM_DMA_BUS_MODE = 0x1000,
|
||||
NPCM_DMA_XMT_POLL_DEMAND = 0x1004,
|
||||
NPCM_DMA_RCV_POLL_DEMAND = 0x1008,
|
||||
NPCM_DMA_RCV_BASE_ADDR = 0x100c,
|
||||
NPCM_DMA_TX_BASE_ADDR = 0x1010,
|
||||
NPCM_DMA_STATUS = 0x1014,
|
||||
NPCM_DMA_CONTROL = 0x1018,
|
||||
NPCM_DMA_INTR_ENA = 0x101c,
|
||||
NPCM_DMA_MISSED_FRAME_CTR = 0x1020,
|
||||
NPCM_DMA_HOST_TX_DESC = 0x1048,
|
||||
NPCM_DMA_HOST_RX_DESC = 0x104c,
|
||||
NPCM_DMA_CUR_TX_BUF_ADDR = 0x1050,
|
||||
NPCM_DMA_CUR_RX_BUF_ADDR = 0x1054,
|
||||
NPCM_DMA_HW_FEATURE = 0x1058,
|
||||
|
||||
/* GMAC Registers */
|
||||
NPCM_GMAC_MAC_CONFIG = 0x0,
|
||||
NPCM_GMAC_FRAME_FILTER = 0x4,
|
||||
NPCM_GMAC_HASH_HIGH = 0x8,
|
||||
NPCM_GMAC_HASH_LOW = 0xc,
|
||||
NPCM_GMAC_MII_ADDR = 0x10,
|
||||
NPCM_GMAC_MII_DATA = 0x14,
|
||||
NPCM_GMAC_FLOW_CTRL = 0x18,
|
||||
NPCM_GMAC_VLAN_FLAG = 0x1c,
|
||||
NPCM_GMAC_VERSION = 0x20,
|
||||
NPCM_GMAC_WAKEUP_FILTER = 0x28,
|
||||
NPCM_GMAC_PMT = 0x2c,
|
||||
NPCM_GMAC_LPI_CTRL = 0x30,
|
||||
NPCM_GMAC_TIMER_CTRL = 0x34,
|
||||
NPCM_GMAC_INT_STATUS = 0x38,
|
||||
NPCM_GMAC_INT_MASK = 0x3c,
|
||||
NPCM_GMAC_MAC0_ADDR_HI = 0x40,
|
||||
NPCM_GMAC_MAC0_ADDR_LO = 0x44,
|
||||
NPCM_GMAC_MAC1_ADDR_HI = 0x48,
|
||||
NPCM_GMAC_MAC1_ADDR_LO = 0x4c,
|
||||
NPCM_GMAC_MAC2_ADDR_HI = 0x50,
|
||||
NPCM_GMAC_MAC2_ADDR_LO = 0x54,
|
||||
NPCM_GMAC_MAC3_ADDR_HI = 0x58,
|
||||
NPCM_GMAC_MAC3_ADDR_LO = 0x5c,
|
||||
NPCM_GMAC_RGMII_STATUS = 0xd8,
|
||||
NPCM_GMAC_WATCHDOG = 0xdc,
|
||||
NPCM_GMAC_PTP_TCR = 0x700,
|
||||
NPCM_GMAC_PTP_SSIR = 0x704,
|
||||
NPCM_GMAC_PTP_STSR = 0x708,
|
||||
NPCM_GMAC_PTP_STNSR = 0x70c,
|
||||
NPCM_GMAC_PTP_STSUR = 0x710,
|
||||
NPCM_GMAC_PTP_STNSUR = 0x714,
|
||||
NPCM_GMAC_PTP_TAR = 0x718,
|
||||
NPCM_GMAC_PTP_TTSR = 0x71c,
|
||||
|
||||
/* PCS Registers */
|
||||
NPCM_PCS_SR_CTL_ID1 = 0x3c0008,
|
||||
NPCM_PCS_SR_CTL_ID2 = 0x3c000a,
|
||||
NPCM_PCS_SR_CTL_STS = 0x3c0010,
|
||||
|
||||
NPCM_PCS_SR_MII_CTRL = 0x3e0000,
|
||||
NPCM_PCS_SR_MII_STS = 0x3e0002,
|
||||
NPCM_PCS_SR_MII_DEV_ID1 = 0x3e0004,
|
||||
NPCM_PCS_SR_MII_DEV_ID2 = 0x3e0006,
|
||||
NPCM_PCS_SR_MII_AN_ADV = 0x3e0008,
|
||||
NPCM_PCS_SR_MII_LP_BABL = 0x3e000a,
|
||||
NPCM_PCS_SR_MII_AN_EXPN = 0x3e000c,
|
||||
NPCM_PCS_SR_MII_EXT_STS = 0x3e001e,
|
||||
|
||||
NPCM_PCS_SR_TIM_SYNC_ABL = 0x3e0e10,
|
||||
NPCM_PCS_SR_TIM_SYNC_TX_MAX_DLY_LWR = 0x3e0e12,
|
||||
NPCM_PCS_SR_TIM_SYNC_TX_MAX_DLY_UPR = 0x3e0e14,
|
||||
NPCM_PCS_SR_TIM_SYNC_TX_MIN_DLY_LWR = 0x3e0e16,
|
||||
NPCM_PCS_SR_TIM_SYNC_TX_MIN_DLY_UPR = 0x3e0e18,
|
||||
NPCM_PCS_SR_TIM_SYNC_RX_MAX_DLY_LWR = 0x3e0e1a,
|
||||
NPCM_PCS_SR_TIM_SYNC_RX_MAX_DLY_UPR = 0x3e0e1c,
|
||||
NPCM_PCS_SR_TIM_SYNC_RX_MIN_DLY_LWR = 0x3e0e1e,
|
||||
NPCM_PCS_SR_TIM_SYNC_RX_MIN_DLY_UPR = 0x3e0e20,
|
||||
|
||||
NPCM_PCS_VR_MII_MMD_DIG_CTRL1 = 0x3f0000,
|
||||
NPCM_PCS_VR_MII_AN_CTRL = 0x3f0002,
|
||||
NPCM_PCS_VR_MII_AN_INTR_STS = 0x3f0004,
|
||||
NPCM_PCS_VR_MII_TC = 0x3f0006,
|
||||
NPCM_PCS_VR_MII_DBG_CTRL = 0x3f000a,
|
||||
NPCM_PCS_VR_MII_EEE_MCTRL0 = 0x3f000c,
|
||||
NPCM_PCS_VR_MII_EEE_TXTIMER = 0x3f0010,
|
||||
NPCM_PCS_VR_MII_EEE_RXTIMER = 0x3f0012,
|
||||
NPCM_PCS_VR_MII_LINK_TIMER_CTRL = 0x3f0014,
|
||||
NPCM_PCS_VR_MII_EEE_MCTRL1 = 0x3f0016,
|
||||
NPCM_PCS_VR_MII_DIG_STS = 0x3f0020,
|
||||
NPCM_PCS_VR_MII_ICG_ERRCNT1 = 0x3f0022,
|
||||
NPCM_PCS_VR_MII_MISC_STS = 0x3f0030,
|
||||
NPCM_PCS_VR_MII_RX_LSTS = 0x3f0040,
|
||||
NPCM_PCS_VR_MII_MP_TX_BSTCTRL0 = 0x3f0070,
|
||||
NPCM_PCS_VR_MII_MP_TX_LVLCTRL0 = 0x3f0074,
|
||||
NPCM_PCS_VR_MII_MP_TX_GENCTRL0 = 0x3f007a,
|
||||
NPCM_PCS_VR_MII_MP_TX_GENCTRL1 = 0x3f007c,
|
||||
NPCM_PCS_VR_MII_MP_TX_STS = 0x3f0090,
|
||||
NPCM_PCS_VR_MII_MP_RX_GENCTRL0 = 0x3f00b0,
|
||||
NPCM_PCS_VR_MII_MP_RX_GENCTRL1 = 0x3f00b2,
|
||||
NPCM_PCS_VR_MII_MP_RX_LOS_CTRL0 = 0x3f00ba,
|
||||
NPCM_PCS_VR_MII_MP_MPLL_CTRL0 = 0x3f00f0,
|
||||
NPCM_PCS_VR_MII_MP_MPLL_CTRL1 = 0x3f00f2,
|
||||
NPCM_PCS_VR_MII_MP_MPLL_STS = 0x3f0110,
|
||||
NPCM_PCS_VR_MII_MP_MISC_CTRL2 = 0x3f0126,
|
||||
NPCM_PCS_VR_MII_MP_LVL_CTRL = 0x3f0130,
|
||||
NPCM_PCS_VR_MII_MP_MISC_CTRL0 = 0x3f0132,
|
||||
NPCM_PCS_VR_MII_MP_MISC_CTRL1 = 0x3f0134,
|
||||
NPCM_PCS_VR_MII_DIG_CTRL2 = 0x3f01c2,
|
||||
NPCM_PCS_VR_MII_DIG_ERRCNT_SEL = 0x3f01c4,
|
||||
} NPCMRegister;
|
||||
|
||||
static uint32_t gmac_read(QTestState *qts, const GMACModule *mod,
|
||||
NPCMRegister regno)
|
||||
{
|
||||
return qtest_readl(qts, mod->base_addr + regno);
|
||||
}
|
||||
|
||||
static uint16_t pcs_read(QTestState *qts, const GMACModule *mod,
|
||||
NPCMRegister regno)
|
||||
{
|
||||
uint32_t write_value = (regno & 0x3ffe00) >> 9;
|
||||
qtest_writel(qts, PCS_BASE_ADDRESS + NPCM_PCS_IND_AC_BA, write_value);
|
||||
uint32_t read_offset = regno & 0x1ff;
|
||||
return qtest_readl(qts, PCS_BASE_ADDRESS + read_offset);
|
||||
}
|
||||
|
||||
/* Check that GMAC registers are reset to default value */
|
||||
static void test_init(gconstpointer test_data)
|
||||
{
|
||||
const TestData *td = test_data;
|
||||
const GMACModule *mod = td->module;
|
||||
QTestState *qts = qtest_init("-machine npcm845-evb");
|
||||
|
||||
#define CHECK_REG32(regno, value) \
|
||||
do { \
|
||||
g_assert_cmphex(gmac_read(qts, mod, (regno)), ==, (value)); \
|
||||
} while (0)
|
||||
|
||||
#define CHECK_REG_PCS(regno, value) \
|
||||
do { \
|
||||
g_assert_cmphex(pcs_read(qts, mod, (regno)), ==, (value)); \
|
||||
} while (0)
|
||||
|
||||
CHECK_REG32(NPCM_DMA_BUS_MODE, 0x00020100);
|
||||
CHECK_REG32(NPCM_DMA_XMT_POLL_DEMAND, 0);
|
||||
CHECK_REG32(NPCM_DMA_RCV_POLL_DEMAND, 0);
|
||||
CHECK_REG32(NPCM_DMA_RCV_BASE_ADDR, 0);
|
||||
CHECK_REG32(NPCM_DMA_TX_BASE_ADDR, 0);
|
||||
CHECK_REG32(NPCM_DMA_STATUS, 0);
|
||||
CHECK_REG32(NPCM_DMA_CONTROL, 0);
|
||||
CHECK_REG32(NPCM_DMA_INTR_ENA, 0);
|
||||
CHECK_REG32(NPCM_DMA_MISSED_FRAME_CTR, 0);
|
||||
CHECK_REG32(NPCM_DMA_HOST_TX_DESC, 0);
|
||||
CHECK_REG32(NPCM_DMA_HOST_RX_DESC, 0);
|
||||
CHECK_REG32(NPCM_DMA_CUR_TX_BUF_ADDR, 0);
|
||||
CHECK_REG32(NPCM_DMA_CUR_RX_BUF_ADDR, 0);
|
||||
CHECK_REG32(NPCM_DMA_HW_FEATURE, 0x100d4f37);
|
||||
|
||||
CHECK_REG32(NPCM_GMAC_MAC_CONFIG, 0);
|
||||
CHECK_REG32(NPCM_GMAC_FRAME_FILTER, 0);
|
||||
CHECK_REG32(NPCM_GMAC_HASH_HIGH, 0);
|
||||
CHECK_REG32(NPCM_GMAC_HASH_LOW, 0);
|
||||
CHECK_REG32(NPCM_GMAC_MII_ADDR, 0);
|
||||
CHECK_REG32(NPCM_GMAC_MII_DATA, 0);
|
||||
CHECK_REG32(NPCM_GMAC_FLOW_CTRL, 0);
|
||||
CHECK_REG32(NPCM_GMAC_VLAN_FLAG, 0);
|
||||
CHECK_REG32(NPCM_GMAC_VERSION, 0x00001032);
|
||||
CHECK_REG32(NPCM_GMAC_WAKEUP_FILTER, 0);
|
||||
CHECK_REG32(NPCM_GMAC_PMT, 0);
|
||||
CHECK_REG32(NPCM_GMAC_LPI_CTRL, 0);
|
||||
CHECK_REG32(NPCM_GMAC_TIMER_CTRL, 0x03e80000);
|
||||
CHECK_REG32(NPCM_GMAC_INT_STATUS, 0);
|
||||
CHECK_REG32(NPCM_GMAC_INT_MASK, 0);
|
||||
CHECK_REG32(NPCM_GMAC_MAC0_ADDR_HI, 0x8000ffff);
|
||||
CHECK_REG32(NPCM_GMAC_MAC0_ADDR_LO, 0xffffffff);
|
||||
CHECK_REG32(NPCM_GMAC_MAC1_ADDR_HI, 0x0000ffff);
|
||||
CHECK_REG32(NPCM_GMAC_MAC1_ADDR_LO, 0xffffffff);
|
||||
CHECK_REG32(NPCM_GMAC_MAC2_ADDR_HI, 0x0000ffff);
|
||||
CHECK_REG32(NPCM_GMAC_MAC2_ADDR_LO, 0xffffffff);
|
||||
CHECK_REG32(NPCM_GMAC_MAC3_ADDR_HI, 0x0000ffff);
|
||||
CHECK_REG32(NPCM_GMAC_MAC3_ADDR_LO, 0xffffffff);
|
||||
CHECK_REG32(NPCM_GMAC_RGMII_STATUS, 0);
|
||||
CHECK_REG32(NPCM_GMAC_WATCHDOG, 0);
|
||||
CHECK_REG32(NPCM_GMAC_PTP_TCR, 0x00002000);
|
||||
CHECK_REG32(NPCM_GMAC_PTP_SSIR, 0);
|
||||
CHECK_REG32(NPCM_GMAC_PTP_STSR, 0);
|
||||
CHECK_REG32(NPCM_GMAC_PTP_STNSR, 0);
|
||||
CHECK_REG32(NPCM_GMAC_PTP_STSUR, 0);
|
||||
CHECK_REG32(NPCM_GMAC_PTP_STNSUR, 0);
|
||||
CHECK_REG32(NPCM_GMAC_PTP_TAR, 0);
|
||||
CHECK_REG32(NPCM_GMAC_PTP_TTSR, 0);
|
||||
|
||||
/* TODO Add registers PCS */
|
||||
if (mod->base_addr == 0xf0802000) {
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_CTL_ID1, 0x699e);
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_CTL_ID2, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_CTL_STS, 0x8000);
|
||||
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_MII_CTRL, 0x1140);
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_MII_STS, 0x0109);
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_MII_DEV_ID1, 0x699e);
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_MII_DEV_ID2, 0x0ced0);
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_MII_AN_ADV, 0x0020);
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_MII_LP_BABL, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_MII_AN_EXPN, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_MII_EXT_STS, 0xc000);
|
||||
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_TIM_SYNC_ABL, 0x0003);
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_TIM_SYNC_TX_MAX_DLY_LWR, 0x0038);
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_TIM_SYNC_TX_MAX_DLY_UPR, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_TIM_SYNC_TX_MIN_DLY_LWR, 0x0038);
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_TIM_SYNC_TX_MIN_DLY_UPR, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_TIM_SYNC_RX_MAX_DLY_LWR, 0x0058);
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_TIM_SYNC_RX_MAX_DLY_UPR, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_TIM_SYNC_RX_MIN_DLY_LWR, 0x0048);
|
||||
CHECK_REG_PCS(NPCM_PCS_SR_TIM_SYNC_RX_MIN_DLY_UPR, 0);
|
||||
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_MMD_DIG_CTRL1, 0x2400);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_AN_CTRL, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_AN_INTR_STS, 0x000a);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_TC, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_DBG_CTRL, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_EEE_MCTRL0, 0x899c);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_EEE_TXTIMER, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_EEE_RXTIMER, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_LINK_TIMER_CTRL, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_EEE_MCTRL1, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_DIG_STS, 0x0010);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_ICG_ERRCNT1, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_MISC_STS, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_RX_LSTS, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_MP_TX_BSTCTRL0, 0x00a);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_MP_TX_LVLCTRL0, 0x007f);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_MP_TX_GENCTRL0, 0x0001);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_MP_TX_GENCTRL1, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_MP_TX_STS, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_MP_RX_GENCTRL0, 0x0100);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_MP_RX_GENCTRL1, 0x1100);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_MP_RX_LOS_CTRL0, 0x000e);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_MP_MPLL_CTRL0, 0x0100);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_MP_MPLL_CTRL1, 0x0032);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_MP_MPLL_STS, 0x0001);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_MP_MISC_CTRL2, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_MP_LVL_CTRL, 0x0019);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_MP_MISC_CTRL0, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_MP_MISC_CTRL1, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_DIG_CTRL2, 0);
|
||||
CHECK_REG_PCS(NPCM_PCS_VR_MII_DIG_ERRCNT_SEL, 0);
|
||||
}
|
||||
|
||||
qtest_quit(qts);
|
||||
}
|
||||
|
||||
static void gmac_add_test(const char *name, const TestData* td,
|
||||
GTestDataFunc fn)
|
||||
{
|
||||
g_autofree char *full_name = g_strdup_printf(
|
||||
"npcm7xx_gmac/gmac[%d]/%s", gmac_module_index(td->module), name);
|
||||
qtest_add_data_func(full_name, td, fn);
|
||||
}
|
||||
|
||||
int main(int argc, char **argv)
|
||||
{
|
||||
TestData test_data_list[ARRAY_SIZE(gmac_module_list)];
|
||||
|
||||
g_test_init(&argc, &argv, NULL);
|
||||
|
||||
for (int i = 0; i < ARRAY_SIZE(gmac_module_list); ++i) {
|
||||
TestData *td = &test_data_list[i];
|
||||
|
||||
td->module = &gmac_module_list[i];
|
||||
|
||||
gmac_add_test("init", td, test_init);
|
||||
}
|
||||
|
||||
return g_test_run();
|
||||
}
|
||||
|
|
@ -298,10 +298,13 @@ static size_t trng_collect(uint32_t *rnd, size_t cnt)
|
|||
return i;
|
||||
}
|
||||
|
||||
/* These tests all generate 512 bits of random data with the device */
|
||||
#define TEST_DATA_WORDS (512 / 32)
|
||||
|
||||
static void trng_test_autogen(void)
|
||||
{
|
||||
const size_t cnt = 512 / 32;
|
||||
uint32_t rng[cnt], prng[cnt];
|
||||
const size_t cnt = TEST_DATA_WORDS;
|
||||
uint32_t rng[TEST_DATA_WORDS], prng[TEST_DATA_WORDS];
|
||||
size_t n;
|
||||
|
||||
trng_reset();
|
||||
|
|
@ -343,8 +346,8 @@ static void trng_test_autogen(void)
|
|||
|
||||
static void trng_test_oneshot(void)
|
||||
{
|
||||
const size_t cnt = 512 / 32;
|
||||
uint32_t rng[cnt];
|
||||
const size_t cnt = TEST_DATA_WORDS;
|
||||
uint32_t rng[TEST_DATA_WORDS];
|
||||
size_t n;
|
||||
|
||||
trng_reset();
|
||||
|
|
@ -370,8 +373,8 @@ static void trng_test_oneshot(void)
|
|||
|
||||
static void trng_test_per_str(void)
|
||||
{
|
||||
const size_t cnt = 512 / 32;
|
||||
uint32_t rng[cnt], prng[cnt];
|
||||
const size_t cnt = TEST_DATA_WORDS;
|
||||
uint32_t rng[TEST_DATA_WORDS], prng[TEST_DATA_WORDS];
|
||||
size_t n;
|
||||
|
||||
trng_reset();
|
||||
|
|
@ -415,8 +418,8 @@ static void trng_test_forced_prng(void)
|
|||
const char *prop = "forced-prng";
|
||||
const uint64_t seed = 0xdeadbeefbad1bad0ULL;
|
||||
|
||||
const size_t cnt = 512 / 32;
|
||||
uint32_t rng[cnt], prng[cnt];
|
||||
const size_t cnt = TEST_DATA_WORDS;
|
||||
uint32_t rng[TEST_DATA_WORDS], prng[TEST_DATA_WORDS];
|
||||
size_t n;
|
||||
|
||||
trng_reset();
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue