mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-09 10:34:58 -06:00
target-arm: Convert TLS registers
Convert TLS registers to the new cp15 framework Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
7d57f40877
commit
4d31c59679
2 changed files with 19 additions and 58 deletions
|
@ -2460,64 +2460,9 @@ static int cp15_user_ok(CPUARMState *env, uint32_t insn)
|
|||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
if (cpn == 13 && cpm == 0) {
|
||||
/* TLS register. */
|
||||
if (op == 2 || (op == 3 && (insn & ARM_CP_RW_BIT)))
|
||||
return 1;
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int cp15_tls_load_store(CPUARMState *env, DisasContext *s, uint32_t insn, uint32_t rd)
|
||||
{
|
||||
TCGv tmp;
|
||||
int cpn = (insn >> 16) & 0xf;
|
||||
int cpm = insn & 0xf;
|
||||
int op = ((insn >> 5) & 7) | ((insn >> 18) & 0x38);
|
||||
|
||||
if (!arm_feature(env, ARM_FEATURE_V6K))
|
||||
return 0;
|
||||
|
||||
if (!(cpn == 13 && cpm == 0))
|
||||
return 0;
|
||||
|
||||
if (insn & ARM_CP_RW_BIT) {
|
||||
switch (op) {
|
||||
case 2:
|
||||
tmp = load_cpu_field(cp15.c13_tls1);
|
||||
break;
|
||||
case 3:
|
||||
tmp = load_cpu_field(cp15.c13_tls2);
|
||||
break;
|
||||
case 4:
|
||||
tmp = load_cpu_field(cp15.c13_tls3);
|
||||
break;
|
||||
default:
|
||||
return 0;
|
||||
}
|
||||
store_reg(s, rd, tmp);
|
||||
|
||||
} else {
|
||||
tmp = load_reg(s, rd);
|
||||
switch (op) {
|
||||
case 2:
|
||||
store_cpu_field(tmp, cp15.c13_tls1);
|
||||
break;
|
||||
case 3:
|
||||
store_cpu_field(tmp, cp15.c13_tls2);
|
||||
break;
|
||||
case 4:
|
||||
store_cpu_field(tmp, cp15.c13_tls3);
|
||||
break;
|
||||
default:
|
||||
tcg_temp_free_i32(tmp);
|
||||
return 0;
|
||||
}
|
||||
}
|
||||
return 1;
|
||||
}
|
||||
|
||||
/* Disassemble system coprocessor (cp15) instruction. Return nonzero if
|
||||
instruction is not defined. */
|
||||
static int disas_cp15_insn(CPUARMState *env, DisasContext *s, uint32_t insn)
|
||||
|
@ -2548,9 +2493,6 @@ static int disas_cp15_insn(CPUARMState *env, DisasContext *s, uint32_t insn)
|
|||
|
||||
rd = (insn >> 12) & 0xf;
|
||||
|
||||
if (cp15_tls_load_store(env, s, insn, rd))
|
||||
return 0;
|
||||
|
||||
tmp2 = tcg_const_i32(insn);
|
||||
if (insn & ARM_CP_RW_BIT) {
|
||||
tmp = tcg_temp_new_i32();
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue