motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-09-09 08:17:53 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

uninorth: trivial style fixups

Browse source 
This makes sure we keep patchew/checkpatch happy during the remainder of this
patchset.

Signed-off-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
This commit is contained in:
Mark Cave-Ayland 2018-03-06 20:30:45 +00:00 • committed by David Gibson
parent ca92651697
commit 4d309c9663
1 changed files with 19 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

29
hw/pci-host/uninorth.c
View file

@ -272,7 +272,6 @@ PCIBus *pci_pmac_u3_init(qemu_irq *pic,
UNINState *d; UNINState *d;
/* Uninorth AGP bus */ /* Uninorth AGP bus */
dev = qdev_create(NULL, TYPE_U3_AGP_HOST_BRIDGE); dev = qdev_create(NULL, TYPE_U3_AGP_HOST_BRIDGE);
qdev_init_nofail(dev); qdev_init_nofail(dev);
s = SYS_BUS_DEVICE(dev); s = SYS_BUS_DEVICE(dev);
@ -302,16 +301,23 @@ PCIBus *pci_pmac_u3_init(qemu_irq *pic,
static void unin_main_pci_host_realize(PCIDevice *d, Error **errp) static void unin_main_pci_host_realize(PCIDevice *d, Error **errp)
{ {
d->config[0x0C] = 0x08; // cache_line_size /* cache_line_size */
d->config[0x0D] = 0x10; // latency_timer d->config[0x0C] = 0x08;
d->config[0x34] = 0x00; // capabilities_pointer /* latency_timer */
d->config[0x0D] = 0x10;
/* capabilities_pointer */
d->config[0x34] = 0x00;
} }
static void unin_agp_pci_host_realize(PCIDevice *d, Error **errp) static void unin_agp_pci_host_realize(PCIDevice *d, Error **errp)
{ {
d->config[0x0C] = 0x08; // cache_line_size /* cache_line_size */
d->config[0x0D] = 0x10; // latency_timer d->config[0x0C] = 0x08;
// d->config[0x34] = 0x80; // capabilities_pointer /* latency_timer */
d->config[0x0D] = 0x10;
/* capabilities_pointer
d->config[0x34] = 0x80; */
/* /*
* Set kMacRISCPCIAddressSelect (0x48) register to indicate PCI * Set kMacRISCPCIAddressSelect (0x48) register to indicate PCI
* memory space with base 0x80000000, size 0x10000000 for Apple's * memory space with base 0x80000000, size 0x10000000 for Apple's
@ -333,9 +339,12 @@ static void u3_agp_pci_host_realize(PCIDevice *d, Error **errp)
static void unin_internal_pci_host_realize(PCIDevice *d, Error **errp) static void unin_internal_pci_host_realize(PCIDevice *d, Error **errp)
{ {
d->config[0x0C] = 0x08; // cache_line_size /* cache_line_size */
d->config[0x0D] = 0x10; // latency_timer d->config[0x0C] = 0x08;
d->config[0x34] = 0x00; // capabilities_pointer /* latency_timer */
d->config[0x0D] = 0x10;
/* capabilities_pointer */
d->config[0x34] = 0x00;
} }
static void unin_main_pci_host_class_init(ObjectClass *klass, void *data) static void unin_main_pci_host_class_init(ObjectClass *klass, void *data)