mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-04 00:03:54 -06:00
target/arm: Convert CLZ
Document our choice about the T32 CONSTRAINED UNPREDICTABLE behaviour. This matches the undocumented choice made by the legacy decoder. Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20190904193059.26202-17-richard.henderson@linaro.org Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
4ed95abd70
commit
4c97f5b2f0
3 changed files with 24 additions and 16 deletions
|
@ -29,6 +29,7 @@
|
|||
&s_rrrr s rd rn rm ra
|
||||
&rrrr rd rn rm ra
|
||||
&rrr rd rn rm
|
||||
&rr rd rm
|
||||
&r rm
|
||||
&msr_reg rn r mask
|
||||
&mrs_reg rd r
|
||||
|
@ -197,6 +198,7 @@ CRC32CW .... 0001 0100 .... .... 0010 0100 .... @rndm
|
|||
%sysm 8:1 16:4
|
||||
|
||||
@rm ---- .... .... .... .... .... .... rm:4 &r
|
||||
@rdm ---- .... .... .... rd:4 .... .... rm:4 &rr
|
||||
|
||||
MRS_bank ---- 0001 0 r:1 00 .... rd:4 001. 0000 0000 &mrs_bank %sysm
|
||||
MSR_bank ---- 0001 0 r:1 10 .... 1111 001. 0000 rn:4 &msr_bank %sysm
|
||||
|
@ -207,3 +209,5 @@ MSR_reg ---- 0001 0 r:1 10 mask:4 1111 0000 0000 rn:4 &msr_reg
|
|||
BX .... 0001 0010 1111 1111 1111 0001 .... @rm
|
||||
BXJ .... 0001 0010 1111 1111 1111 0010 .... @rm
|
||||
BLX_r .... 0001 0010 1111 1111 1111 0011 .... @rm
|
||||
|
||||
CLZ .... 0001 0110 1111 .... 1111 0001 .... @rdm
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue