mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-09 10:34:58 -06:00
target/ppc: add basic support for PTCR on POWER9
The Partition Table Control Register (PTCR) is a hypervisor privileged SPR. It contains the host real address of the Partition Table and its size. Signed-off-by: Cédric Le Goater <clg@kaod.org> Reviewed-by: David Gibson <david@gibson.dropbear.id.au> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
This commit is contained in:
parent
ef0d74212a
commit
4a7518e0fd
7 changed files with 71 additions and 0 deletions
|
@ -2028,6 +2028,35 @@ void ppc_store_sdr1(CPUPPCState *env, target_ulong value)
|
|||
env->spr[SPR_SDR1] = value;
|
||||
}
|
||||
|
||||
#if defined(TARGET_PPC64)
|
||||
void ppc_store_ptcr(CPUPPCState *env, target_ulong value)
|
||||
{
|
||||
PowerPCCPU *cpu = ppc_env_get_cpu(env);
|
||||
target_ulong ptcr_mask = PTCR_PATB | PTCR_PATS;
|
||||
target_ulong patbsize = value & PTCR_PATS;
|
||||
|
||||
qemu_log_mask(CPU_LOG_MMU, "%s: " TARGET_FMT_lx "\n", __func__, value);
|
||||
|
||||
assert(!cpu->vhyp);
|
||||
assert(env->mmu_model & POWERPC_MMU_3_00);
|
||||
|
||||
if (value & ~ptcr_mask) {
|
||||
error_report("Invalid bits 0x"TARGET_FMT_lx" set in PTCR",
|
||||
value & ~ptcr_mask);
|
||||
value &= ptcr_mask;
|
||||
}
|
||||
|
||||
if (patbsize > 24) {
|
||||
error_report("Invalid Partition Table size 0x" TARGET_FMT_lx
|
||||
" stored in PTCR", patbsize);
|
||||
return;
|
||||
}
|
||||
|
||||
env->spr[SPR_PTCR] = value;
|
||||
}
|
||||
|
||||
#endif /* defined(TARGET_PPC64) */
|
||||
|
||||
/* Segment registers load and store */
|
||||
target_ulong helper_load_sr(CPUPPCState *env, target_ulong sr_num)
|
||||
{
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue