motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-04 00:03:54 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

hw/intc/loongson_ipi: Provide per core MMIO address spaces

Browse source 
The real IPI hardware have dedicated MMIO registers mapped into
memory address space for every core. This is not used by LoongArch
guest software but it is essential for CPU without IOCSR such as
Loongson-3A1000.

Implement it with existing infrastructure.

Acked-by: Song Gao <gaosong@loongson.cn>
Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
Message-ID: <20240605-loongson3-ipi-v3-2-ddd2c0e03fa3@flygoat.com>
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
This commit is contained in:
Jiaxun Yang 2024-05-08 14:06:49 +01:00 • committed by Philippe Mathieu-Daudé
parent 5f82fb2a3a
commit 49eba52a52
2 changed files with 67 additions and 21 deletions
Download patch file Download diff file Expand all files Collapse all files

2
include/hw/intc/loongson_ipi.h
View file

@ -34,6 +34,8 @@
OBJECT_DECLARE_SIMPLE_TYPE(LoongsonIPI, LOONGSON_IPI)
typedef struct IPICore {
LoongsonIPI *ipi;
MemoryRegion *ipi_mmio_mem;
uint32_t status;
uint32_t en;
uint32_t set;