motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-06 09:13:55 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/arm: Move some system registers into a substructure

Browse source 
Create struct ARMISARegisters, to be accessed during translation.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20181016223115.24100-2-richard.henderson@linaro.org
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Richard Henderson 2018-10-24 07:50:16 +01:00 • committed by Peter Maydell
parent 202ccb6bab
commit 47576b94af
5 changed files with 162 additions and 158 deletions
Download patch file Download diff file Expand all files Collapse all files

12
hw/intc/armv7m_nvic.c
View file

@ -1055,17 +1055,17 @@ static uint32_t nvic_readl(NVICState *s, uint32_t offset, MemTxAttrs attrs)
case 0xd5c: /* MMFR3. */
return cpu->id_mmfr3;
case 0xd60: /* ISAR0. */
return cpu->id_isar0;
return cpu->isar.id_isar0;
case 0xd64: /* ISAR1. */
return cpu->id_isar1;
return cpu->isar.id_isar1;
case 0xd68: /* ISAR2. */
return cpu->id_isar2;
return cpu->isar.id_isar2;
case 0xd6c: /* ISAR3. */
return cpu->id_isar3;
return cpu->isar.id_isar3;
case 0xd70: /* ISAR4. */
return cpu->id_isar4;
return cpu->isar.id_isar4;
case 0xd74: /* ISAR5. */
return cpu->id_isar5;
return cpu->isar.id_isar5;
case 0xd78: /* CLIDR */
return cpu->clidr;
case 0xd7c: /* CTR */