mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-02 15:23:53 -06:00
riscv: Unify Qemu's reset vector code path
Currently, all riscv machines except sifive_u have identical reset vector code implementations with memory addresses being different for all machines. They can be easily combined into a single function in common code. Move it to common function and let all the machines use the common function. Signed-off-by: Atish Patra <atish.patra@wdc.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Bin Meng <bin.meng@windriver.com> Tested-by: Bin Meng <bin.meng@windriver.com> Message-Id: <20200701183949.398134-2-atish.patra@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
parent
2c44bbf32c
commit
43cf723adc
5 changed files with 54 additions and 76 deletions
|
@ -35,5 +35,7 @@ target_ulong riscv_load_kernel(const char *kernel_filename,
|
|||
symbol_fn_t sym_cb);
|
||||
hwaddr riscv_load_initrd(const char *filename, uint64_t mem_size,
|
||||
uint64_t kernel_entry, hwaddr *start);
|
||||
void riscv_setup_rom_reset_vec(hwaddr saddr, hwaddr rom_base,
|
||||
hwaddr rom_size, void *fdt);
|
||||
|
||||
#endif /* RISCV_BOOT_H */
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue