motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-09 10:34:58 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

omap_l4: convert to memory API

Browse source 
Signed-off-by: Benoît Canet <benoit.canet@gmail.com>
Signed-off-by: Avi Kivity <avi@redhat.com>
This commit is contained in:
Benoît Canet 2011-11-25 15:21:36 +01:00 • committed by Avi Kivity
parent 4852e5d8c3
commit 3892f842c9
2 changed files with 20 additions and 16 deletions
Download patch file Download diff file Expand all files Collapse all files

1
hw/omap.h
View file

@ -76,6 +76,7 @@ struct omap_l4_agent_info_s {
int ta_region; int ta_region;
}; };
struct omap_target_agent_s { struct omap_target_agent_s {
MemoryRegion iomem;
struct omap_l4_s *bus; struct omap_l4_s *bus;
int regions; int regions;
const struct omap_l4_region_s *start; const struct omap_l4_region_s *start;

35
hw/omap_l4.c
View file

@ -52,10 +52,15 @@ target_phys_addr_t omap_l4_region_size(struct omap_target_agent_s *ta,
return ta->start[region].size; return ta->start[region].size;
} }
static uint32_t omap_l4ta_read(void *opaque, target_phys_addr_t addr) static uint64_t omap_l4ta_read(void *opaque, target_phys_addr_t addr,
unsigned size)
{ {
struct omap_target_agent_s *s = (struct omap_target_agent_s *) opaque; struct omap_target_agent_s *s = (struct omap_target_agent_s *) opaque;
if (size != 2) {
return omap_badwidth_read16(opaque, addr);
}
switch (addr) { switch (addr) {
case 0x00: /* COMPONENT */ case 0x00: /* COMPONENT */
return s->component; return s->component;
@ -72,10 +77,14 @@ static uint32_t omap_l4ta_read(void *opaque, target_phys_addr_t addr)
} }
static void omap_l4ta_write(void *opaque, target_phys_addr_t addr, static void omap_l4ta_write(void *opaque, target_phys_addr_t addr,
uint32_t value) uint64_t value, unsigned size)
{ {
struct omap_target_agent_s *s = (struct omap_target_agent_s *) opaque; struct omap_target_agent_s *s = (struct omap_target_agent_s *) opaque;
if (size != 4) {
return omap_badwidth_write32(opaque, addr, value);
}
switch (addr) { switch (addr) {
case 0x00: /* COMPONENT */ case 0x00: /* COMPONENT */
case 0x28: /* AGENT_STATUS */ case 0x28: /* AGENT_STATUS */
@ -93,16 +102,10 @@ static void omap_l4ta_write(void *opaque, target_phys_addr_t addr,
} }
} }
static CPUReadMemoryFunc * const omap_l4ta_readfn[] = { static const MemoryRegionOps omap_l4ta_ops = {
omap_badwidth_read16, .read = omap_l4ta_read,
omap_l4ta_read, .write = omap_l4ta_write,
omap_badwidth_read16, .endianness = DEVICE_NATIVE_ENDIAN,
};
static CPUWriteMemoryFunc * const omap_l4ta_writefn[] = {
omap_badwidth_write32,
omap_badwidth_write32,
omap_l4ta_write,
}; };
struct omap_target_agent_s *omap_l4ta_get(struct omap_l4_s *bus, struct omap_target_agent_s *omap_l4ta_get(struct omap_l4_s *bus,
@ -110,7 +113,7 @@ struct omap_target_agent_s *omap_l4ta_get(struct omap_l4_s *bus,
const struct omap_l4_agent_info_s *agents, const struct omap_l4_agent_info_s *agents,
int cs) int cs)
{ {
int i, iomemtype; int i;
struct omap_target_agent_s *ta = NULL; struct omap_target_agent_s *ta = NULL;
const struct omap_l4_agent_info_s *info = NULL; const struct omap_l4_agent_info_s *info = NULL;
@ -133,9 +136,9 @@ struct omap_target_agent_s *omap_l4ta_get(struct omap_l4_s *bus,
ta->status = 0x00000000; ta->status = 0x00000000;
ta->control = 0x00000200; /* XXX 01000200 for L4TAO */ ta->control = 0x00000200; /* XXX 01000200 for L4TAO */
iomemtype = cpu_register_io_memory(omap_l4ta_readfn, memory_region_init_io(&ta->iomem, &omap_l4ta_ops, ta, "omap.l4ta",
omap_l4ta_writefn, ta, DEVICE_NATIVE_ENDIAN); omap_l4_region_size(ta, info->ta_region));
ta->base = omap_l4_attach(ta, info->ta_region, iomemtype); omap_l4_attach_region(ta, info->ta_region, &ta->iomem);
return ta; return ta;
} }