mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-05 16:53:55 -06:00
target/riscv: Remove the hardcoded RVXLEN macro
Signed-off-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Message-id: a07bc0c6dc4958681b4f93cbc5d0acc31ed3344a.1619234854.git.alistair.francis@wdc.com
This commit is contained in:
parent
6cfcf77573
commit
3820602f80
2 changed files with 5 additions and 7 deletions
|
@ -54,12 +54,6 @@
|
|||
#define RV32 ((target_ulong)1 << (TARGET_LONG_BITS - 2))
|
||||
#define RV64 ((target_ulong)2 << (TARGET_LONG_BITS - 2))
|
||||
|
||||
#if defined(TARGET_RISCV32)
|
||||
#define RVXLEN RV32
|
||||
#elif defined(TARGET_RISCV64)
|
||||
#define RVXLEN RV64
|
||||
#endif
|
||||
|
||||
#define RV(x) ((target_ulong)1 << (x - 'A'))
|
||||
|
||||
#define RVI RV('I')
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue