motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-09-09 00:07:57 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

pxa2xx_pcmcia.c: convert common memory space to memory API

Browse source 
Signed-off-by: Benoit Canet <benoit.canet@gmail.com>
Signed-off-by: Avi Kivity <avi@redhat.com>
This commit is contained in:
Benoît Canet 2011-10-30 14:50:12 +01:00 • committed by Avi Kivity
parent 55a8b801a4
commit 354a8c0676
3 changed files with 21 additions and 23 deletions
Download patch file Download diff file Expand all files Collapse all files

3
hw/pxa.h
View file

@ -93,7 +93,8 @@ void pxa2xx_mmci_handlers(PXA2xxMMCIState *s, qemu_irq readonly,
/* pxa2xx_pcmcia.c */ /* pxa2xx_pcmcia.c */
typedef struct PXA2xxPCMCIAState PXA2xxPCMCIAState; typedef struct PXA2xxPCMCIAState PXA2xxPCMCIAState;
PXA2xxPCMCIAState *pxa2xx_pcmcia_init(target_phys_addr_t base); PXA2xxPCMCIAState *pxa2xx_pcmcia_init(MemoryRegion *sysmem,
target_phys_addr_t base);
int pxa2xx_pcmcia_attach(void *opaque, PCMCIACardState *card); int pxa2xx_pcmcia_attach(void *opaque, PCMCIACardState *card);
int pxa2xx_pcmcia_dettach(void *opaque); int pxa2xx_pcmcia_dettach(void *opaque);
void pxa2xx_pcmcia_set_irq_cb(void *opaque, qemu_irq irq, qemu_irq cd_irq); void pxa2xx_pcmcia_set_irq_cb(void *opaque, qemu_irq irq, qemu_irq cd_irq);

8
hw/pxa2xx.c
View file

@ -2133,8 +2133,8 @@ PXA2xxState *pxa270_init(MemoryRegion *address_space,
qdev_get_gpio_in(s->pic, PXA2XX_PIC_USBH1)); qdev_get_gpio_in(s->pic, PXA2XX_PIC_USBH1));
} }
s->pcmcia[0] = pxa2xx_pcmcia_init(0x20000000); s->pcmcia[0] = pxa2xx_pcmcia_init(address_space, 0x20000000);
s->pcmcia[1] = pxa2xx_pcmcia_init(0x30000000); s->pcmcia[1] = pxa2xx_pcmcia_init(address_space, 0x30000000);
sysbus_create_simple("pxa2xx_rtc", 0x40900000, sysbus_create_simple("pxa2xx_rtc", 0x40900000,
qdev_get_gpio_in(s->pic, PXA2XX_PIC_RTCALARM)); qdev_get_gpio_in(s->pic, PXA2XX_PIC_RTCALARM));
@ -2262,8 +2262,8 @@ PXA2xxState *pxa255_init(MemoryRegion *address_space, unsigned int sdram_size)
qdev_get_gpio_in(s->pic, PXA2XX_PIC_USBH1)); qdev_get_gpio_in(s->pic, PXA2XX_PIC_USBH1));
} }
s->pcmcia[0] = pxa2xx_pcmcia_init(0x20000000); s->pcmcia[0] = pxa2xx_pcmcia_init(address_space, 0x20000000);
s->pcmcia[1] = pxa2xx_pcmcia_init(0x30000000); s->pcmcia[1] = pxa2xx_pcmcia_init(address_space, 0x30000000);
sysbus_create_simple("pxa2xx_rtc", 0x40900000, sysbus_create_simple("pxa2xx_rtc", 0x40900000,
qdev_get_gpio_in(s->pic, PXA2XX_PIC_RTCALARM)); qdev_get_gpio_in(s->pic, PXA2XX_PIC_RTCALARM));

33
hw/pxa2xx_pcmcia.c
View file

@ -14,13 +14,14 @@
struct PXA2xxPCMCIAState { struct PXA2xxPCMCIAState {
PCMCIASocket slot; PCMCIASocket slot;
PCMCIACardState *card; PCMCIACardState *card;
MemoryRegion common_iomem;
qemu_irq irq; qemu_irq irq;
qemu_irq cd_irq; qemu_irq cd_irq;
}; };
static uint32_t pxa2xx_pcmcia_common_read(void *opaque, static uint64_t pxa2xx_pcmcia_common_read(void *opaque,
target_phys_addr_t offset) target_phys_addr_t offset, unsigned size)
{ {
PXA2xxPCMCIAState *s = (PXA2xxPCMCIAState *) opaque; PXA2xxPCMCIAState *s = (PXA2xxPCMCIAState *) opaque;
@ -31,8 +32,8 @@ static uint32_t pxa2xx_pcmcia_common_read(void *opaque,
return 0; return 0;
} }
static void pxa2xx_pcmcia_common_write(void *opaque, static void pxa2xx_pcmcia_common_write(void *opaque, target_phys_addr_t offset,
target_phys_addr_t offset, uint32_t value) uint64_t value, unsigned size)
{ {
PXA2xxPCMCIAState *s = (PXA2xxPCMCIAState *) opaque; PXA2xxPCMCIAState *s = (PXA2xxPCMCIAState *) opaque;
@ -85,16 +86,10 @@ static void pxa2xx_pcmcia_io_write(void *opaque,
} }
} }
static CPUReadMemoryFunc * const pxa2xx_pcmcia_common_readfn[] = { static const MemoryRegionOps pxa2xx_pcmcia_common_ops = {
pxa2xx_pcmcia_common_read, .read = pxa2xx_pcmcia_common_read,
pxa2xx_pcmcia_common_read, .write = pxa2xx_pcmcia_common_write,
pxa2xx_pcmcia_common_read, .endianness = DEVICE_NATIVE_ENDIAN
};
static CPUWriteMemoryFunc * const pxa2xx_pcmcia_common_writefn[] = {
pxa2xx_pcmcia_common_write,
pxa2xx_pcmcia_common_write,
pxa2xx_pcmcia_common_write,
}; };
static CPUReadMemoryFunc * const pxa2xx_pcmcia_attr_readfn[] = { static CPUReadMemoryFunc * const pxa2xx_pcmcia_attr_readfn[] = {
@ -130,7 +125,8 @@ static void pxa2xx_pcmcia_set_irq(void *opaque, int line, int level)
qemu_set_irq(s->irq, level); qemu_set_irq(s->irq, level);
} }
PXA2xxPCMCIAState *pxa2xx_pcmcia_init(target_phys_addr_t base) PXA2xxPCMCIAState *pxa2xx_pcmcia_init(MemoryRegion *sysmem,
target_phys_addr_t base)
{ {
int iomemtype; int iomemtype;
PXA2xxPCMCIAState *s; PXA2xxPCMCIAState *s;
@ -151,9 +147,10 @@ PXA2xxPCMCIAState *pxa2xx_pcmcia_init(target_phys_addr_t base)
cpu_register_physical_memory(base | 0x08000000, 0x04000000, iomemtype); cpu_register_physical_memory(base | 0x08000000, 0x04000000, iomemtype);
/* Socket Common Memory Space */ /* Socket Common Memory Space */
iomemtype = cpu_register_io_memory(pxa2xx_pcmcia_common_readfn, memory_region_init_io(&s->common_iomem, &pxa2xx_pcmcia_common_ops, s,
pxa2xx_pcmcia_common_writefn, s, DEVICE_NATIVE_ENDIAN); "pxa2xx-pcmcia-common", 0x04000000);
cpu_register_physical_memory(base | 0x0c000000, 0x04000000, iomemtype); memory_region_add_subregion(sysmem, base | 0x0c000000,
&s->common_iomem);
if (base == 0x30000000) if (base == 0x30000000)
s->slot.slot_string = "PXA PC Card Socket 1"; s->slot.slot_string = "PXA PC Card Socket 1";