motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-03 07:43:54 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

hw/misc: Add Microchip PolarFire SoC DDR Memory Controller support

Browse source 
The PolarFire SoC DDR Memory Controller mainly includes 2 modules,
called SGMII PHY module and the CFG module, as documented in the
chipset datasheet.

This creates a single file that groups these 2 modules, providing
the minimum functionalities that make the HSS DDR initialization
codes happy.

Signed-off-by: Bin Meng <bin.meng@windriver.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-id: 1603863010-15807-3-git-send-email-bmeng.cn@gmail.com
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
Bin Meng 2020-10-28 13:30:02 +08:00 • committed by Alistair Francis
parent 08b86e3b8f
commit 3400b15bbe
5 changed files with 278 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

56
include/hw/misc/mchp_pfsoc_dmc.h Normal file
View file

@ -0,0 +1,56 @@
/*
* Microchip PolarFire SoC DDR Memory Controller module emulation
*
* Copyright (c) 2020 Wind River Systems, Inc.
*
* Author:
* Bin Meng <bin.meng@windriver.com>
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 or
* (at your option) version 3 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, see <http://www.gnu.org/licenses/>.
*/
#ifndef MCHP_PFSOC_DMC_H
#define MCHP_PFSOC_DMC_H
/* DDR SGMII PHY module */
#define MCHP_PFSOC_DDR_SGMII_PHY_REG_SIZE 0x1000
typedef struct MchpPfSoCDdrSgmiiPhyState {
SysBusDevice parent;
MemoryRegion sgmii_phy;
} MchpPfSoCDdrSgmiiPhyState;
#define TYPE_MCHP_PFSOC_DDR_SGMII_PHY "mchp.pfsoc.ddr_sgmii_phy"
#define MCHP_PFSOC_DDR_SGMII_PHY(obj) \
OBJECT_CHECK(MchpPfSoCDdrSgmiiPhyState, (obj), \
TYPE_MCHP_PFSOC_DDR_SGMII_PHY)
/* DDR CFG module */
#define MCHP_PFSOC_DDR_CFG_REG_SIZE 0x40000
typedef struct MchpPfSoCDdrCfgState {
SysBusDevice parent;
MemoryRegion cfg;
} MchpPfSoCDdrCfgState;
#define TYPE_MCHP_PFSOC_DDR_CFG "mchp.pfsoc.ddr_cfg"
#define MCHP_PFSOC_DDR_CFG(obj) \
OBJECT_CHECK(MchpPfSoCDdrCfgState, (obj), \
TYPE_MCHP_PFSOC_DDR_CFG)
#endif /* MCHP_PFSOC_DMC_H */