motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-05 00:33:55 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/mips: Simplify MSA TCG logic

Browse source 
Only decode MSA opcodes if MSA is present (implemented).

Now than check_msa_access() will only be called if MSA is
present, the only way to have MIPS_HFLAG_MSA unset is if
MSA is disabled (bit CP0C5_MSAEn cleared, see previous
commit). Therefore we can remove the 'reserved instruction'
exception.

Reviewed-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Tested-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
Message-Id: <20201208003702.4088927-5-f4bug@amsat.org>
This commit is contained in:
Philippe Mathieu-Daudé 2020-11-29 23:39:04 +01:00
parent aa314198ca
commit 33942f9460
1 changed files with 11 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

23
target/mips/translate.c
View file

@ -28567,13 +28567,8 @@ static inline int check_msa_access(DisasContext *ctx)
} }
if (unlikely(!(ctx->hflags & MIPS_HFLAG_MSA))) { if (unlikely(!(ctx->hflags & MIPS_HFLAG_MSA))) {
if (ctx->insn_flags & ASE_MSA) { generate_exception_end(ctx, EXCP_MSADIS);
generate_exception_end(ctx, EXCP_MSADIS); return 0;
return 0;
} else {
gen_reserved_instruction(ctx);
return 0;
}
} }
return 1; return 1;
} }
@ -30417,7 +30412,7 @@ static void gen_msa_vec(CPUMIPSState *env, DisasContext *ctx)
static void gen_msa(CPUMIPSState *env, DisasContext *ctx) static void gen_msa(CPUMIPSState *env, DisasContext *ctx)
{ {
uint32_t opcode = ctx->opcode; uint32_t opcode = ctx->opcode;
check_insn(ctx, ASE_MSA);
check_msa_access(ctx); check_msa_access(ctx);
switch (MASK_MSA_MINOR(opcode)) { switch (MASK_MSA_MINOR(opcode)) {
@ -31047,9 +31042,11 @@ static bool decode_opc_legacy(CPUMIPSState *env, DisasContext *ctx)
case OPC_BNZ_H: case OPC_BNZ_H:
case OPC_BNZ_W: case OPC_BNZ_W:
case OPC_BNZ_D: case OPC_BNZ_D:
check_insn(ctx, ASE_MSA); if (ase_msa_available(env)) {
gen_msa_branch(env, ctx, op1); gen_msa_branch(env, ctx, op1);
break; break;
}
/* fall through */
default: default:
MIPS_INVAL("cp1"); MIPS_INVAL("cp1");
gen_reserved_instruction(ctx); gen_reserved_instruction(ctx);
@ -31238,7 +31235,9 @@ static bool decode_opc_legacy(CPUMIPSState *env, DisasContext *ctx)
#endif #endif
} else { } else {
/* MDMX: Not implemented. */ /* MDMX: Not implemented. */
gen_msa(env, ctx); if (ase_msa_available(env)) {
gen_msa(env, ctx);
}
} }
break; break;
case OPC_PCREL: case OPC_PCREL: