motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-06 01:03:55 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

Special-case iWMMXt register transfer insns, which are in ARM LDC2/STC2 class.

Browse source 
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3107 c046a42c-6fe2-441c-8c8c-71466251a162
This commit is contained in:
balrog 2007-08-01 02:31:54 +00:00
parent 0e7b8a9f01
commit 2e23213f26
2 changed files with 12 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

7
target-arm/translate.c
View file

@ -2230,6 +2230,13 @@ static void disas_arm_insn(CPUState * env, DisasContext *s)
gen_op_movl_T0_im(val);
gen_bx(s);
return;
} else if ((insn & 0x0e000f00) == 0x0c000100) {
if (arm_feature(env, ARM_FEATURE_IWMMXT)) {
/* iWMMXt register transfer. */
if (env->cp15.c15_cpar & (1 << 1))
if (!disas_iwmmxt_insn(env, s, insn))
return;
}
} else if ((insn & 0x0fe00000) == 0x0c400000) {
/* Coprocessor double register transfer. */
} else if ((insn & 0x0f000010) == 0x0e000010) {