motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-04 00:03:54 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

tcg/arm: Use tcg_use_softmmu

Browse source 
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
Richard Henderson 2023-10-01 17:13:00 +00:00
parent 23088ca0bc
commit 2c53bdf110
1 changed files with 97 additions and 106 deletions
Download patch file Download diff file Expand all files Collapse all files

35
tcg/arm/tcg-target.c.inc
View file

@ -89,9 +89,7 @@ static TCGReg tcg_target_call_oarg_reg(TCGCallReturnKind kind, int slot)
#define TCG_REG_TMP TCG_REG_R12 #define TCG_REG_TMP TCG_REG_R12
#define TCG_VEC_TMP TCG_REG_Q15 #define TCG_VEC_TMP TCG_REG_Q15
#ifndef CONFIG_SOFTMMU
#define TCG_REG_GUEST_BASE TCG_REG_R11 #define TCG_REG_GUEST_BASE TCG_REG_R11
#endif
typedef enum { typedef enum {
COND_EQ = 0x0, COND_EQ = 0x0,
@ -356,14 +354,8 @@ static bool patch_reloc(tcg_insn_unit *code_ptr, int type,
* r0-r3 will be overwritten when reading the tlb entry (system-mode only); * r0-r3 will be overwritten when reading the tlb entry (system-mode only);
* r14 will be overwritten by the BLNE branching to the slow path. * r14 will be overwritten by the BLNE branching to the slow path.
*/ */
#ifdef CONFIG_SOFTMMU
#define ALL_QLDST_REGS \ #define ALL_QLDST_REGS \
(ALL_GENERAL_REGS & ~((1 << TCG_REG_R0) | (1 << TCG_REG_R1) | \ (ALL_GENERAL_REGS & ~((tcg_use_softmmu ? 0xf : 0) | (1 << TCG_REG_R14)))
(1 << TCG_REG_R2) | (1 << TCG_REG_R3) | \
(1 << TCG_REG_R14)))
#else
#define ALL_QLDST_REGS (ALL_GENERAL_REGS & ~(1 << TCG_REG_R14))
#endif
/* /*
* ARM immediates for ALU instructions are made of an unsigned 8-bit * ARM immediates for ALU instructions are made of an unsigned 8-bit
@ -1387,26 +1379,26 @@ static TCGLabelQemuLdst *prepare_host_addr(TCGContext *s, HostAddress *h,
MemOp opc = get_memop(oi); MemOp opc = get_memop(oi);
unsigned a_mask; unsigned a_mask;
#ifdef CONFIG_SOFTMMU if (tcg_use_softmmu) {
*h = (HostAddress){ *h = (HostAddress){
.cond = COND_AL, .cond = COND_AL,
.base = addrlo, .base = addrlo,
.index = TCG_REG_R1, .index = TCG_REG_R1,
.index_scratch = true, .index_scratch = true,
}; };
#else } else {
*h = (HostAddress){ *h = (HostAddress){
.cond = COND_AL, .cond = COND_AL,
.base = addrlo, .base = addrlo,
.index = guest_base ? TCG_REG_GUEST_BASE : -1, .index = guest_base ? TCG_REG_GUEST_BASE : -1,
.index_scratch = false, .index_scratch = false,
}; };
#endif }
h->aa = atom_and_align_for_opc(s, opc, MO_ATOM_IFALIGN, false); h->aa = atom_and_align_for_opc(s, opc, MO_ATOM_IFALIGN, false);
a_mask = (1 << h->aa.align) - 1; a_mask = (1 << h->aa.align) - 1;
#ifdef CONFIG_SOFTMMU if (tcg_use_softmmu) {
int mem_index = get_mmuidx(oi); int mem_index = get_mmuidx(oi);
int cmp_off = is_ld ? offsetof(CPUTLBEntry, addr_read) int cmp_off = is_ld ? offsetof(CPUTLBEntry, addr_read)
: offsetof(CPUTLBEntry, addr_write); : offsetof(CPUTLBEntry, addr_write);
@ -1436,9 +1428,11 @@ static TCGLabelQemuLdst *prepare_host_addr(TCGContext *s, HostAddress *h,
QEMU_BUILD_BUG_ON(HOST_BIG_ENDIAN); QEMU_BUILD_BUG_ON(HOST_BIG_ENDIAN);
if (cmp_off == 0) { if (cmp_off == 0) {
if (s->addr_type == TCG_TYPE_I32) { if (s->addr_type == TCG_TYPE_I32) {
tcg_out_ld32_rwb(s, COND_AL, TCG_REG_R2, TCG_REG_R1, TCG_REG_R0); tcg_out_ld32_rwb(s, COND_AL, TCG_REG_R2,
TCG_REG_R1, TCG_REG_R0);
} else { } else {
tcg_out_ldrd_rwb(s, COND_AL, TCG_REG_R2, TCG_REG_R1, TCG_REG_R0); tcg_out_ldrd_rwb(s, COND_AL, TCG_REG_R2,
TCG_REG_R1, TCG_REG_R0);
} }
} else { } else {
tcg_out_dat_reg(s, COND_AL, ARITH_ADD, tcg_out_dat_reg(s, COND_AL, ARITH_ADD,
@ -1476,7 +1470,8 @@ static TCGLabelQemuLdst *prepare_host_addr(TCGContext *s, HostAddress *h,
tcg_out_movi32(s, COND_AL, TCG_REG_TMP, ~(s->page_mask | a_mask)); tcg_out_movi32(s, COND_AL, TCG_REG_TMP, ~(s->page_mask | a_mask));
tcg_out_dat_reg(s, COND_AL, ARITH_BIC, TCG_REG_TMP, tcg_out_dat_reg(s, COND_AL, ARITH_BIC, TCG_REG_TMP,
t_addr, TCG_REG_TMP, 0); t_addr, TCG_REG_TMP, 0);
tcg_out_dat_reg(s, COND_AL, ARITH_CMP, 0, TCG_REG_R2, TCG_REG_TMP, 0); tcg_out_dat_reg(s, COND_AL, ARITH_CMP, 0,
TCG_REG_R2, TCG_REG_TMP, 0);
} else { } else {
if (a_mask) { if (a_mask) {
tcg_debug_assert(a_mask <= 0xff); tcg_debug_assert(a_mask <= 0xff);
@ -1492,8 +1487,7 @@ static TCGLabelQemuLdst *prepare_host_addr(TCGContext *s, HostAddress *h,
if (s->addr_type != TCG_TYPE_I32) { if (s->addr_type != TCG_TYPE_I32) {
tcg_out_dat_reg(s, COND_EQ, ARITH_CMP, 0, TCG_REG_R3, addrhi, 0); tcg_out_dat_reg(s, COND_EQ, ARITH_CMP, 0, TCG_REG_R3, addrhi, 0);
} }
#else } else if (a_mask) {
if (a_mask) {
ldst = new_ldst_label(s); ldst = new_ldst_label(s);
ldst->is_ld = is_ld; ldst->is_ld = is_ld;
ldst->oi = oi; ldst->oi = oi;
@ -1505,7 +1499,6 @@ static TCGLabelQemuLdst *prepare_host_addr(TCGContext *s, HostAddress *h,
/* tst addr, #mask */ /* tst addr, #mask */
tcg_out_dat_imm(s, COND_AL, ARITH_TST, 0, addrlo, a_mask); tcg_out_dat_imm(s, COND_AL, ARITH_TST, 0, addrlo, a_mask);
} }
#endif
return ldst; return ldst;
} }
@ -2931,12 +2924,10 @@ static void tcg_target_qemu_prologue(TCGContext *s)
tcg_out_mov(s, TCG_TYPE_PTR, TCG_AREG0, tcg_target_call_iarg_regs[0]); tcg_out_mov(s, TCG_TYPE_PTR, TCG_AREG0, tcg_target_call_iarg_regs[0]);
#ifndef CONFIG_SOFTMMU if (!tcg_use_softmmu && guest_base) {
if (guest_base) {
tcg_out_movi(s, TCG_TYPE_PTR, TCG_REG_GUEST_BASE, guest_base); tcg_out_movi(s, TCG_TYPE_PTR, TCG_REG_GUEST_BASE, guest_base);
tcg_regset_set_reg(s->reserved_regs, TCG_REG_GUEST_BASE); tcg_regset_set_reg(s->reserved_regs, TCG_REG_GUEST_BASE);
} }
#endif
tcg_out_b_reg(s, COND_AL, tcg_target_call_iarg_regs[1]); tcg_out_b_reg(s, COND_AL, tcg_target_call_iarg_regs[1]);