mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-07 09:43:56 -06:00
arm: Add dummy support for co-processor 15's secure config register
Signed-off-by: Rob Herring <rob.herring@calxeda.com> Signed-off-by: Mark Langsdorf <mark.langsdorf@calxeda.com> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
d3cb6e2b06
commit
2be2762421
3 changed files with 13 additions and 1 deletions
|
@ -116,6 +116,7 @@ typedef struct CPUARMState {
|
|||
uint32_t c1_sys; /* System control register. */
|
||||
uint32_t c1_coproc; /* Coprocessor access register. */
|
||||
uint32_t c1_xscaleauxcr; /* XScale auxiliary control register. */
|
||||
uint32_t c1_scr; /* secure config register. */
|
||||
uint32_t c2_base0; /* MMU translation table base 0. */
|
||||
uint32_t c2_base1; /* MMU translation table base 1. */
|
||||
uint32_t c2_control; /* MMU translation table base control. */
|
||||
|
@ -452,7 +453,7 @@ void cpu_arm_set_cp_io(CPUARMState *env, int cpnum,
|
|||
#define cpu_signal_handler cpu_arm_signal_handler
|
||||
#define cpu_list arm_cpu_list
|
||||
|
||||
#define CPU_SAVE_VERSION 5
|
||||
#define CPU_SAVE_VERSION 6
|
||||
|
||||
/* MMU modes definitions */
|
||||
#define MMU_MODE0_SUFFIX _kernel
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue