motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-04 16:23:55 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/sparc: Move CALL to decodetree

Browse source 
Tested-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
Acked-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
Richard Henderson 2023-10-01 15:11:00 -07:00
parent b1bc09ea6b
commit 23ada1b16f
2 changed files with 18 additions and 17 deletions
Download patch file Download diff file Expand all files Collapse all files

1
target/sparc/insns.decode
View file

@ -3,3 +3,4 @@
# Sparc instruction decode definitions. # Sparc instruction decode definitions.
# Copyright (c) 2023 Richard Henderson <rth@twiddle.net> # Copyright (c) 2023 Richard Henderson <rth@twiddle.net>
CALL 01 i:s30

34
target/sparc/translate.c
View file

@ -285,6 +285,11 @@ static void gen_address_mask(DisasContext *dc, TCGv addr)
} }
} }
static target_ulong address_mask_i(DisasContext *dc, target_ulong addr)
{
return AM_CHECK(dc) ? (uint32_t)addr : addr;
}
static TCGv gen_load_gpr(DisasContext *dc, int reg) static TCGv gen_load_gpr(DisasContext *dc, int reg)
{ {
if (reg > 0) { if (reg > 0) {
@ -3041,6 +3046,16 @@ static bool advance_pc(DisasContext *dc)
return true; return true;
} }
static bool trans_CALL(DisasContext *dc, arg_CALL *a)
{
target_long target = address_mask_i(dc, dc->pc + a->i * 4);
gen_store_gpr(dc, 15, tcg_constant_tl(dc->pc));
gen_mov_pc_npc(dc);
dc->npc = target;
return true;
}
#define CHECK_IU_FEATURE(dc, FEATURE) \ #define CHECK_IU_FEATURE(dc, FEATURE) \
if (!((dc)->def->features & CPU_FEATURE_ ## FEATURE)) \ if (!((dc)->def->features & CPU_FEATURE_ ## FEATURE)) \
goto illegal_insn; goto illegal_insn;
@ -3146,23 +3161,8 @@ static void disas_sparc_legacy(DisasContext *dc, unsigned int insn)
break; break;
} }
break; break;
case 1: /*CALL*/ case 1:
{ g_assert_not_reached(); /* in decodetree */
target_long target = GET_FIELDs(insn, 2, 31) << 2;
TCGv o7 = gen_dest_gpr(dc, 15);
tcg_gen_movi_tl(o7, dc->pc);
gen_store_gpr(dc, 15, o7);
target += dc->pc;
gen_mov_pc_npc(dc);
#ifdef TARGET_SPARC64
if (unlikely(AM_CHECK(dc))) {
target &= 0xffffffffULL;
}
#endif
dc->npc = target;
}
goto jmp_insn;
case 2: /* FPU & Logical Operations */ case 2: /* FPU & Logical Operations */
{ {
unsigned int xop = GET_FIELD(insn, 7, 12); unsigned int xop = GET_FIELD(insn, 7, 12);