motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-21 00:53:27 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

hw/openrisc/openrisc_sim: Use IRQ splitter when connecting UART

Browse source 
Currently the OpenRISC SMP configuration only supports 2 cores due to
the UART IRQ routing being limited to 2 cores.  As was done in commit
1eeffbeb11 ("hw/openrisc/openrisc_sim: Use IRQ splitter when connecting
IRQ to multiple CPUs") we can use a splitter to wire more than 2 CPUs.

This patch moves serial initialization out to it's own function and
uses a splitter to connect multiple CPU irq lines to the UART.

Signed-off-by: Stafford Horne <shorne@gmail.com>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
This commit is contained in:
Stafford Horne 2022-02-19 14:48:46 +09:00
parent 76f36985e5
commit 22991cfbdf
1 changed files with 24 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

32
hw/openrisc/openrisc_sim.c
View file

@ -137,6 +137,28 @@ static void openrisc_sim_ompic_init(hwaddr base, int num_cpus,
sysbus_mmio_map(s, 0, base); sysbus_mmio_map(s, 0, base);
} }
static void openrisc_sim_serial_init(hwaddr base, int num_cpus,
OpenRISCCPU *cpus[], int irq_pin)
{
qemu_irq serial_irq;
int i;
if (num_cpus > 1) {
DeviceState *splitter = qdev_new(TYPE_SPLIT_IRQ);
qdev_prop_set_uint32(splitter, "num-lines", num_cpus);
qdev_realize_and_unref(splitter, NULL, &error_fatal);
for (i = 0; i < num_cpus; i++) {
qdev_connect_gpio_out(splitter, i, get_cpu_irq(cpus, i, irq_pin));
}
serial_irq = qdev_get_gpio_in(splitter, 0);
} else {
serial_irq = get_cpu_irq(cpus, 0, irq_pin);
}
serial_mm_init(get_system_memory(), base, 0, serial_irq, 115200,
serial_hd(0), DEVICE_NATIVE_ENDIAN);
}
static void openrisc_load_kernel(ram_addr_t ram_size, static void openrisc_load_kernel(ram_addr_t ram_size,
const char *kernel_filename) const char *kernel_filename)
{ {
@ -177,7 +199,6 @@ static void openrisc_sim_init(MachineState *machine)
const char *kernel_filename = machine->kernel_filename; const char *kernel_filename = machine->kernel_filename;
OpenRISCCPU *cpus[2] = {}; OpenRISCCPU *cpus[2] = {};
MemoryRegion *ram; MemoryRegion *ram;
qemu_irq serial_irq;
int n; int n;
unsigned int smp_cpus = machine->smp.cpus; unsigned int smp_cpus = machine->smp.cpus;
@ -208,15 +229,10 @@ static void openrisc_sim_init(MachineState *machine)
if (smp_cpus > 1) { if (smp_cpus > 1) {
openrisc_sim_ompic_init(or1ksim_memmap[OR1KSIM_OMPIC].base, smp_cpus, openrisc_sim_ompic_init(or1ksim_memmap[OR1KSIM_OMPIC].base, smp_cpus,
cpus, OR1KSIM_OMPIC_IRQ); cpus, OR1KSIM_OMPIC_IRQ);
serial_irq = qemu_irq_split(get_cpu_irq(cpus, 0, OR1KSIM_UART_IRQ),
get_cpu_irq(cpus, 1, OR1KSIM_UART_IRQ));
} else {
serial_irq = get_cpu_irq(cpus, 0, OR1KSIM_UART_IRQ);
} }
serial_mm_init(get_system_memory(), or1ksim_memmap[OR1KSIM_UART].base, 0, openrisc_sim_serial_init(or1ksim_memmap[OR1KSIM_UART].base, smp_cpus, cpus,
serial_irq, 115200, serial_hd(0), DEVICE_NATIVE_ENDIAN); OR1KSIM_UART_IRQ);
openrisc_load_kernel(ram_size, kernel_filename); openrisc_load_kernel(ram_size, kernel_filename);
} }