mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-08 18:23:57 -06:00
target/tricore: Swap src and dst reg for RCRR_INSERT
Acked-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de> Message-ID: <20230828112651.522058-10-kbastian@mail.uni-paderborn.de>
This commit is contained in:
parent
23fa6f56b3
commit
222ff2d358
3 changed files with 18 additions and 4 deletions
|
@ -169,6 +169,15 @@ test_ ## num: \
|
|||
insn DREG_CALC_RESULT, DREG_RS1, DREG_RS2, imm1, imm2; \
|
||||
)
|
||||
|
||||
#define TEST_D_DIE(insn, num, result, rs1, imm1, rs2_lo, rs2_hi)\
|
||||
TEST_CASE(num, DREG_CALC_RESULT, result, \
|
||||
LI(DREG_RS1, rs1); \
|
||||
LI(EREG_RS2_LO, rs2_lo); \
|
||||
LI(EREG_RS2_HI, rs2_hi); \
|
||||
rstv; \
|
||||
insn DREG_CALC_RESULT, DREG_RS1, imm1, EREG_RS2; \
|
||||
)
|
||||
|
||||
#define TEST_D_DIII(insn, num, result, rs1, imm1, imm2, imm3)\
|
||||
TEST_CASE(num, DREG_CALC_RESULT, result, \
|
||||
LI(DREG_RS1, rs1); \
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue