motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-06 09:13:55 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

TCGify the simplest FP instructions.

Browse source 
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4737 c046a42c-6fe2-441c-8c8c-71466251a162
This commit is contained in:
ths 2008-06-12 03:17:06 +00:00
parent 08ba79632f
commit 200ae688b2
3 changed files with 14 additions and 52 deletions
Download patch file Download diff file Expand all files Collapse all files

27
target-mips/op.c
View file

@ -377,14 +377,6 @@ void op_dmultu (void)
#define FLOAT_OP(name, p) void OPPROTO op_float_##name##_##p(void) #define FLOAT_OP(name, p) void OPPROTO op_float_##name##_##p(void)
FLOAT_OP(cvtps, s)
{
WT2 = WT0;
WTH2 = WT1;
DEBUG_FPU_STATE();
FORCE_RET();
}
FLOAT_OP(pll, ps) FLOAT_OP(pll, ps)
{ {
DT2 = ((uint64_t)WT0 << 32) | WT1; DT2 = ((uint64_t)WT0 << 32) | WT1;
@ -609,25 +601,6 @@ FLOAT_UNOP(abs)
FLOAT_UNOP(chs) FLOAT_UNOP(chs)
#undef FLOAT_UNOP #undef FLOAT_UNOP
FLOAT_OP(mov, d)
{
FDT2 = FDT0;
DEBUG_FPU_STATE();
FORCE_RET();
}
FLOAT_OP(mov, s)
{
FST2 = FST0;
DEBUG_FPU_STATE();
FORCE_RET();
}
FLOAT_OP(mov, ps)
{
FST2 = FST0;
FSTH2 = FSTH0;
DEBUG_FPU_STATE();
FORCE_RET();
}
FLOAT_OP(alnv, ps) FLOAT_OP(alnv, ps)
{ {
switch (T0 & 0x7) { switch (T0 & 0x7) {

11
target-mips/op_mem.c
View file

@ -267,14 +267,3 @@ void glue(op_sdr, MEMSUFFIX) (void)
FORCE_RET(); FORCE_RET();
} }
#endif /* TARGET_MIPS64 */ #endif /* TARGET_MIPS64 */
void glue(op_luxc1, MEMSUFFIX) (void)
{
DT0 = glue(ldq, MEMSUFFIX)(T0 & ~0x7);
FORCE_RET();
}
void glue(op_suxc1, MEMSUFFIX) (void)
{
glue(stq, MEMSUFFIX)(T0 & ~0x7, DT0);
FORCE_RET();
}

28
target-mips/translate.c
View file

@ -960,8 +960,6 @@ OP_LD_TABLE(wl);
OP_LD_TABLE(wr); OP_LD_TABLE(wr);
OP_ST_TABLE(wl); OP_ST_TABLE(wl);
OP_ST_TABLE(wr); OP_ST_TABLE(wr);
OP_LD_TABLE(uxc1);
OP_ST_TABLE(uxc1);
#define OP_LD(insn,fname) \ #define OP_LD(insn,fname) \
void inline op_ldst_##insn(DisasContext *ctx) \ void inline op_ldst_##insn(DisasContext *ctx) \
@ -5651,8 +5649,7 @@ static void gen_farith (DisasContext *ctx, uint32_t op1,
break; break;
case FOP(6, 16): case FOP(6, 16):
gen_load_fpr32(fpu32_T[0], fs); gen_load_fpr32(fpu32_T[0], fs);
gen_op_float_mov_s(); gen_store_fpr32(fpu32_T[0], fd);
gen_store_fpr32(fpu32_T[2], fd);
opn = "mov.s"; opn = "mov.s";
break; break;
case FOP(7, 16): case FOP(7, 16):
@ -5803,9 +5800,12 @@ static void gen_farith (DisasContext *ctx, uint32_t op1,
break; break;
case FOP(38, 16): case FOP(38, 16):
check_cp1_64bitmode(ctx); check_cp1_64bitmode(ctx);
gen_load_fpr32(fpu32_T[1], fs); gen_load_fpr32(fpu32_T[0], fs);
gen_load_fpr32(fpu32_T[0], ft); gen_load_fpr32(fpu32_T[1], ft);
gen_op_float_cvtps_s(); tcg_gen_extu_i32_i64(fpu64_T[0], fpu32_T[0]);
tcg_gen_extu_i32_i64(fpu64_T[1], fpu32_T[1]);
tcg_gen_shli_i64(fpu64_T[1], fpu64_T[1], 32);
tcg_gen_or_i64(fpu64_T[2], fpu64_T[0], fpu64_T[1]);
gen_store_fpr64(ctx, fpu64_T[2], fd); gen_store_fpr64(ctx, fpu64_T[2], fd);
opn = "cvt.ps.s"; opn = "cvt.ps.s";
break; break;
@ -5889,8 +5889,7 @@ static void gen_farith (DisasContext *ctx, uint32_t op1,
case FOP(6, 17): case FOP(6, 17):
check_cp1_registers(ctx, fs | fd); check_cp1_registers(ctx, fs | fd);
gen_load_fpr64(ctx, fpu64_T[0], fs); gen_load_fpr64(ctx, fpu64_T[0], fs);
gen_op_float_mov_d(); gen_store_fpr64(ctx, fpu64_T[0], fd);
gen_store_fpr64(ctx, fpu64_T[2], fd);
opn = "mov.d"; opn = "mov.d";
break; break;
case FOP(7, 17): case FOP(7, 17):
@ -6156,9 +6155,8 @@ static void gen_farith (DisasContext *ctx, uint32_t op1,
check_cp1_64bitmode(ctx); check_cp1_64bitmode(ctx);
gen_load_fpr32(fpu32_T[0], fs); gen_load_fpr32(fpu32_T[0], fs);
gen_load_fpr32h(fpu32h_T[0], fs); gen_load_fpr32h(fpu32h_T[0], fs);
gen_op_float_mov_ps(); gen_store_fpr32(fpu32_T[0], fd);
gen_store_fpr32(fpu32_T[2], fd); gen_store_fpr32h(fpu32h_T[0], fd);
gen_store_fpr32h(fpu32h_T[2], fd);
opn = "mov.ps"; opn = "mov.ps";
break; break;
case FOP(7, 22): case FOP(7, 22):
@ -6407,7 +6405,8 @@ static void gen_flt3_ldst (DisasContext *ctx, uint32_t opc,
break; break;
case OPC_LUXC1: case OPC_LUXC1:
check_cp1_64bitmode(ctx); check_cp1_64bitmode(ctx);
op_ldst(luxc1); tcg_gen_andi_tl(cpu_T[0], cpu_T[0], ~0x7);
tcg_gen_qemu_ld64(fpu64_T[0], cpu_T[0], ctx->mem_idx);
gen_store_fpr64(ctx, fpu64_T[0], fd); gen_store_fpr64(ctx, fpu64_T[0], fd);
opn = "luxc1"; opn = "luxc1";
break; break;
@ -6429,7 +6428,8 @@ static void gen_flt3_ldst (DisasContext *ctx, uint32_t opc,
case OPC_SUXC1: case OPC_SUXC1:
check_cp1_64bitmode(ctx); check_cp1_64bitmode(ctx);
gen_load_fpr64(ctx, fpu64_T[0], fs); gen_load_fpr64(ctx, fpu64_T[0], fs);
op_ldst(suxc1); tcg_gen_andi_tl(cpu_T[0], cpu_T[0], ~0x7);
tcg_gen_qemu_st64(fpu64_T[0], cpu_T[0], ctx->mem_idx);
opn = "suxc1"; opn = "suxc1";
store = 1; store = 1;
break; break;