motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-05 00:33:55 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

sun4c_intctl: convert to memory API

Browse source 
Signed-off-by: Avi Kivity <avi@redhat.com>
This commit is contained in:
Avi Kivity 2011-11-15 11:56:16 +02:00
parent d224136c7b
commit 1ce2c9cdfe
1 changed files with 17 additions and 19 deletions
Download patch file Download diff file Expand all files Collapse all files

36
hw/sun4c_intctl.c
View file

@ -46,6 +46,7 @@
typedef struct Sun4c_INTCTLState { typedef struct Sun4c_INTCTLState {
SysBusDevice busdev; SysBusDevice busdev;
MemoryRegion iomem;
#ifdef DEBUG_IRQ_COUNT #ifdef DEBUG_IRQ_COUNT
uint64_t irq_count; uint64_t irq_count;
#endif #endif
@ -60,7 +61,8 @@ typedef struct Sun4c_INTCTLState {
static void sun4c_check_interrupts(void *opaque); static void sun4c_check_interrupts(void *opaque);
static uint32_t sun4c_intctl_mem_readb(void *opaque, target_phys_addr_t addr) static uint64_t sun4c_intctl_mem_read(void *opaque, target_phys_addr_t addr,
unsigned size)
{ {
Sun4c_INTCTLState *s = opaque; Sun4c_INTCTLState *s = opaque;
uint32_t ret; uint32_t ret;
@ -71,27 +73,25 @@ static uint32_t sun4c_intctl_mem_readb(void *opaque, target_phys_addr_t addr)
return ret; return ret;
} }
static void sun4c_intctl_mem_writeb(void *opaque, target_phys_addr_t addr, static void sun4c_intctl_mem_write(void *opaque, target_phys_addr_t addr,
uint32_t val) uint64_t val, unsigned size)
{ {
Sun4c_INTCTLState *s = opaque; Sun4c_INTCTLState *s = opaque;
DPRINTF("write reg 0x" TARGET_FMT_plx " = %x\n", addr, val); DPRINTF("write reg 0x" TARGET_FMT_plx " = %x\n", addr, (unsigned)val);
val &= 0xbf; val &= 0xbf;
s->reg = val; s->reg = val;
sun4c_check_interrupts(s); sun4c_check_interrupts(s);
} }
static CPUReadMemoryFunc * const sun4c_intctl_mem_read[3] = { static const MemoryRegionOps sun4c_intctl_mem_ops = {
sun4c_intctl_mem_readb, .read = sun4c_intctl_mem_read,
NULL, .write = sun4c_intctl_mem_write,
NULL, .endianness = DEVICE_NATIVE_ENDIAN,
}; .valid = {
.min_access_size = 1,
static CPUWriteMemoryFunc * const sun4c_intctl_mem_write[3] = { .max_access_size = 1,
sun4c_intctl_mem_writeb, },
NULL,
NULL,
}; };
void sun4c_pic_info(Monitor *mon, void *opaque) void sun4c_pic_info(Monitor *mon, void *opaque)
@ -192,13 +192,11 @@ static void sun4c_intctl_reset(DeviceState *d)
static int sun4c_intctl_init1(SysBusDevice *dev) static int sun4c_intctl_init1(SysBusDevice *dev)
{ {
Sun4c_INTCTLState *s = FROM_SYSBUS(Sun4c_INTCTLState, dev); Sun4c_INTCTLState *s = FROM_SYSBUS(Sun4c_INTCTLState, dev);
int io_memory;
unsigned int i; unsigned int i;
io_memory = cpu_register_io_memory(sun4c_intctl_mem_read, memory_region_init_io(&s->iomem, &sun4c_intctl_mem_ops, s,
sun4c_intctl_mem_write, s, "intctl", INTCTL_SIZE);
DEVICE_NATIVE_ENDIAN); sysbus_init_mmio_region(dev, &s->iomem);
sysbus_init_mmio(dev, INTCTL_SIZE, io_memory);
qdev_init_gpio_in(&dev->qdev, sun4c_set_irq, 8); qdev_init_gpio_in(&dev->qdev, sun4c_set_irq, 8);
for (i = 0; i < MAX_PILS; i++) { for (i = 0; i < MAX_PILS; i++) {