mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-08 18:23:57 -06:00
target/riscv: add priv ver restriction to profiles
Some profiles, like RVA22S64, has a priv_spec requirement. Make this requirement explicit for all profiles. We'll validate this requirement finalize() time and, in case the user chooses an incompatible priv_spec while activating a profile, a warning will be shown. Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com> Reviewed-by: Andrew Jones <ajones@ventanamicro.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-ID: <20231218125334.37184-21-dbarboza@ventanamicro.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
parent
48531f5adb
commit
1a7d4fcb3f
3 changed files with 34 additions and 0 deletions
|
@ -81,10 +81,12 @@ typedef struct riscv_cpu_profile {
|
|||
uint32_t misa_ext;
|
||||
bool enabled;
|
||||
bool user_set;
|
||||
int priv_spec;
|
||||
const int32_t ext_offsets[];
|
||||
} RISCVCPUProfile;
|
||||
|
||||
#define RISCV_PROFILE_EXT_LIST_END -1
|
||||
#define RISCV_PROFILE_ATTR_UNUSED -1
|
||||
|
||||
extern RISCVCPUProfile *riscv_profiles[];
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue