motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-10 19:14:58 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

target/riscv: rvv-1.0: Add Zve64f support for single-width fp reduction insns

Browse source 
Vector single-width floating-point reduction operations for EEW=32 are
supported for Zve64f extension.

Signed-off-by: Frank Chang <frank.chang@sifive.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-id: 20220118014522.13613-8-frank.chang@sifive.com
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
Frank Chang 2022-01-18 09:45:10 +08:00 • committed by Alistair Francis
parent 40d78c85f6
commit 193fb5c9bd
1 changed files with 2 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

3
target/riscv/insn_trans/trans_rvv.c.inc
View file

@ -2937,7 +2937,8 @@ GEN_OPIVV_WIDEN_TRANS(vwredsumu_vs, reduction_widen_check)
static bool freduction_check(DisasContext *s, arg_rmrr *a) static bool freduction_check(DisasContext *s, arg_rmrr *a)
{ {
return reduction_check(s, a) && return reduction_check(s, a) &&
require_rvf(s); require_rvf(s) &&
require_zve64f(s);
} }
GEN_OPFVV_TRANS(vfredsum_vs, freduction_check) GEN_OPFVV_TRANS(vfredsum_vs, freduction_check)