motorhead/qemu
1
0
Fork 0
mirror of https://github.com/Motorhead1991/qemu.git synced 2025-08-08 02:03:56 -06:00
Code Issues Projects Releases Packages Wiki Activity Actions

ppc/pnv: move mmbar0/mmbar1 and friends to PnvPHB4

Browse source 
These 2 MemoryRegions, together with mmio(0|1)_base and mmio(0|1)_size
variables, are used together in the same functions. We're better of
moving them all in a single step.

Signed-off-by: Daniel Henrique Barboza <danielhb413@gmail.com>
Reviewed-by: Cédric Le Goater <clg@kaod.org>
Message-Id: <20220113192952.911188-7-danielhb413@gmail.com>
Signed-off-by: Cédric Le Goater <clg@kaod.org>
This commit is contained in:
Daniel Henrique Barboza 2022-01-18 12:56:31 +01:00 • committed by Cédric Le Goater
parent 7edb9514bf
commit 1293d73521
2 changed files with 32 additions and 34 deletions
Download patch file Download diff file Expand all files Collapse all files

52
hw/pci-host/pnv_phb4.c
View file

@ -228,16 +228,16 @@ static void pnv_phb4_check_mbt(PnvPHB4 *phb, uint32_t index)
/* TODO: Figure out how to implemet/decode AOMASK */ /* TODO: Figure out how to implemet/decode AOMASK */
/* Check if it matches an enabled MMIO region in the PEC stack */ /* Check if it matches an enabled MMIO region in the PEC stack */
if (memory_region_is_mapped(&phb->stack->mmbar0) && if (memory_region_is_mapped(&phb->mmbar0) &&
base >= phb->stack->mmio0_base && base >= phb->mmio0_base &&
(base + size) <= (phb->stack->mmio0_base + phb->stack->mmio0_size)) { (base + size) <= (phb->mmio0_base + phb->mmio0_size)) {
parent = &phb->stack->mmbar0; parent = &phb->mmbar0;
base -= phb->stack->mmio0_base; base -= phb->mmio0_base;
} else if (memory_region_is_mapped(&phb->stack->mmbar1) && } else if (memory_region_is_mapped(&phb->mmbar1) &&
base >= phb->stack->mmio1_base && base >= phb->mmio1_base &&
(base + size) <= (phb->stack->mmio1_base + phb->stack->mmio1_size)) { (base + size) <= (phb->mmio1_base + phb->mmio1_size)) {
parent = &phb->stack->mmbar1; parent = &phb->mmbar1;
base -= phb->stack->mmio1_base; base -= phb->mmio1_base;
} else { } else {
phb_error(phb, "PHB MBAR %d out of parent bounds", index); phb_error(phb, "PHB MBAR %d out of parent bounds", index);
return; return;
@ -910,13 +910,13 @@ static void pnv_pec_stk_update_map(PnvPhb4PecStack *stack)
*/ */
/* Handle unmaps */ /* Handle unmaps */
if (memory_region_is_mapped(&stack->mmbar0) && if (memory_region_is_mapped(&phb->mmbar0) &&
!(bar_en & PEC_NEST_STK_BAR_EN_MMIO0)) { !(bar_en & PEC_NEST_STK_BAR_EN_MMIO0)) {
memory_region_del_subregion(sysmem, &stack->mmbar0); memory_region_del_subregion(sysmem, &phb->mmbar0);
} }
if (memory_region_is_mapped(&stack->mmbar1) && if (memory_region_is_mapped(&phb->mmbar1) &&
!(bar_en & PEC_NEST_STK_BAR_EN_MMIO1)) { !(bar_en & PEC_NEST_STK_BAR_EN_MMIO1)) {
memory_region_del_subregion(sysmem, &stack->mmbar1); memory_region_del_subregion(sysmem, &phb->mmbar1);
} }
if (memory_region_is_mapped(&phb->phbbar) && if (memory_region_is_mapped(&phb->phbbar) &&
!(bar_en & PEC_NEST_STK_BAR_EN_PHB)) { !(bar_en & PEC_NEST_STK_BAR_EN_PHB)) {
@ -931,29 +931,29 @@ static void pnv_pec_stk_update_map(PnvPhb4PecStack *stack)
pnv_phb4_update_regions(phb); pnv_phb4_update_regions(phb);
/* Handle maps */ /* Handle maps */
if (!memory_region_is_mapped(&stack->mmbar0) && if (!memory_region_is_mapped(&phb->mmbar0) &&
(bar_en & PEC_NEST_STK_BAR_EN_MMIO0)) { (bar_en & PEC_NEST_STK_BAR_EN_MMIO0)) {
bar = stack->nest_regs[PEC_NEST_STK_MMIO_BAR0] >> 8; bar = stack->nest_regs[PEC_NEST_STK_MMIO_BAR0] >> 8;
mask = stack->nest_regs[PEC_NEST_STK_MMIO_BAR0_MASK]; mask = stack->nest_regs[PEC_NEST_STK_MMIO_BAR0_MASK];
size = ((~mask) >> 8) + 1; size = ((~mask) >> 8) + 1;
snprintf(name, sizeof(name), "pec-%d.%d-stack-%d-mmio0", snprintf(name, sizeof(name), "pec-%d.%d-phb-%d-mmio0",
pec->chip_id, pec->index, stack->stack_no); pec->chip_id, pec->index, stack->stack_no);
memory_region_init(&stack->mmbar0, OBJECT(stack), name, size); memory_region_init(&phb->mmbar0, OBJECT(phb), name, size);
memory_region_add_subregion(sysmem, bar, &stack->mmbar0); memory_region_add_subregion(sysmem, bar, &phb->mmbar0);
stack->mmio0_base = bar; phb->mmio0_base = bar;
stack->mmio0_size = size; phb->mmio0_size = size;
} }
if (!memory_region_is_mapped(&stack->mmbar1) && if (!memory_region_is_mapped(&phb->mmbar1) &&
(bar_en & PEC_NEST_STK_BAR_EN_MMIO1)) { (bar_en & PEC_NEST_STK_BAR_EN_MMIO1)) {
bar = stack->nest_regs[PEC_NEST_STK_MMIO_BAR1] >> 8; bar = stack->nest_regs[PEC_NEST_STK_MMIO_BAR1] >> 8;
mask = stack->nest_regs[PEC_NEST_STK_MMIO_BAR1_MASK]; mask = stack->nest_regs[PEC_NEST_STK_MMIO_BAR1_MASK];
size = ((~mask) >> 8) + 1; size = ((~mask) >> 8) + 1;
snprintf(name, sizeof(name), "pec-%d.%d-stack-%d-mmio1", snprintf(name, sizeof(name), "pec-%d.%d-phb-%d-mmio1",
pec->chip_id, pec->index, stack->stack_no); pec->chip_id, pec->index, stack->stack_no);
memory_region_init(&stack->mmbar1, OBJECT(stack), name, size); memory_region_init(&phb->mmbar1, OBJECT(phb), name, size);
memory_region_add_subregion(sysmem, bar, &stack->mmbar1); memory_region_add_subregion(sysmem, bar, &phb->mmbar1);
stack->mmio1_base = bar; phb->mmio1_base = bar;
stack->mmio1_size = size; phb->mmio1_size = size;
} }
if (!memory_region_is_mapped(&phb->phbbar) && if (!memory_region_is_mapped(&phb->phbbar) &&
(bar_en & PEC_NEST_STK_BAR_EN_PHB)) { (bar_en & PEC_NEST_STK_BAR_EN_PHB)) {

14
include/hw/pci-host/pnv_phb4.h
View file

@ -115,6 +115,12 @@ struct PnvPHB4 {
/* Memory windows from PowerBus to PHB */ /* Memory windows from PowerBus to PHB */
MemoryRegion phbbar; MemoryRegion phbbar;
MemoryRegion intbar; MemoryRegion intbar;
MemoryRegion mmbar0;
MemoryRegion mmbar1;
uint64_t mmio0_base;
uint64_t mmio0_size;
uint64_t mmio1_base;
uint64_t mmio1_size;
/* On-chip IODA tables */ /* On-chip IODA tables */
uint64_t ioda_LIST[PNV_PHB4_MAX_LSIs]; uint64_t ioda_LIST[PNV_PHB4_MAX_LSIs];
@ -167,14 +173,6 @@ struct PnvPhb4PecStack {
/* PHB pass-through XSCOM */ /* PHB pass-through XSCOM */
MemoryRegion phb_regs_mr; MemoryRegion phb_regs_mr;
/* Memory windows from PowerBus to PHB */
MemoryRegion mmbar0;
MemoryRegion mmbar1;
uint64_t mmio0_base;
uint64_t mmio0_size;
uint64_t mmio1_base;
uint64_t mmio1_size;
/* The owner PEC */ /* The owner PEC */
PnvPhb4PecState *pec; PnvPhb4PecState *pec;