mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-08 10:13:56 -06:00
openrisc/ompic: Add OpenRISC Multicore PIC (OMPIC)
Add OpenRISC Multicore PIC which handles inter processor interrupts (IPI) between cores. In OpenRISC all device interrupts are routed to each core enabling this device to be simple. Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Stafford Horne <shorne@gmail.com>
This commit is contained in:
parent
e822e81e35
commit
0ca9fa2e3c
3 changed files with 181 additions and 0 deletions
|
@ -43,3 +43,4 @@ obj-$(CONFIG_ASPEED_SOC) += aspeed_vic.o
|
|||
obj-$(CONFIG_ARM_GIC) += arm_gicv3_cpuif.o
|
||||
obj-$(CONFIG_MIPS_CPS) += mips_gic.o
|
||||
obj-$(CONFIG_NIOS2) += nios2_iic.o
|
||||
obj-$(CONFIG_OMPIC) += ompic.o
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue