mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-02 15:23:53 -06:00
target/arm: Move sve zip high_ofs into simd_data
This is in line with how we treat uzp, and will eliminate the special case code during translation. Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20220527181907.189259-58-richard.henderson@linaro.org Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
1d0fce4bd0
commit
09eb6d7025
2 changed files with 10 additions and 8 deletions
|
@ -3382,6 +3382,7 @@ void HELPER(sve_punpk_p)(void *vd, void *vn, uint32_t pred_desc)
|
|||
void HELPER(NAME)(void *vd, void *vn, void *vm, uint32_t desc) \
|
||||
{ \
|
||||
intptr_t oprsz = simd_oprsz(desc); \
|
||||
intptr_t odd_ofs = simd_data(desc); \
|
||||
intptr_t i, oprsz_2 = oprsz / 2; \
|
||||
ARMVectorReg tmp_n, tmp_m; \
|
||||
/* We produce output faster than we consume input. \
|
||||
|
@ -3393,8 +3394,9 @@ void HELPER(NAME)(void *vd, void *vn, void *vm, uint32_t desc) \
|
|||
vm = memcpy(&tmp_m, vm, oprsz_2); \
|
||||
} \
|
||||
for (i = 0; i < oprsz_2; i += sizeof(TYPE)) { \
|
||||
*(TYPE *)(vd + H(2 * i + 0)) = *(TYPE *)(vn + H(i)); \
|
||||
*(TYPE *)(vd + H(2 * i + sizeof(TYPE))) = *(TYPE *)(vm + H(i)); \
|
||||
*(TYPE *)(vd + H(2 * i + 0)) = *(TYPE *)(vn + odd_ofs + H(i)); \
|
||||
*(TYPE *)(vd + H(2 * i + sizeof(TYPE))) = \
|
||||
*(TYPE *)(vm + odd_ofs + H(i)); \
|
||||
} \
|
||||
if (sizeof(TYPE) == 16 && unlikely(oprsz & 16)) { \
|
||||
memset(vd + oprsz - 16, 0, 16); \
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue