mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-03 15:53:54 -06:00
xlnx-zynqmp: Connect the ZynqMP GDMA and ADMA
The ZynqMP contains two instances of a generic DMA, the GDMA, located in the FPD (full power domain), and the ADMA, located in LPD (low power domain). This patch adds these two DMAs to the ZynqMP board. Signed-off-by: Francisco Iglesias <frasse.iglesias@gmail.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> Message-id: 20180503214201.29082-3-frasse.iglesias@gmail.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
22cd0945b8
commit
04965bca4e
2 changed files with 58 additions and 0 deletions
|
@ -27,6 +27,7 @@
|
|||
#include "hw/sd/sdhci.h"
|
||||
#include "hw/ssi/xilinx_spips.h"
|
||||
#include "hw/dma/xlnx_dpdma.h"
|
||||
#include "hw/dma/xlnx-zdma.h"
|
||||
#include "hw/display/xlnx_dp.h"
|
||||
#include "hw/intc/xlnx-zynqmp-ipi.h"
|
||||
#include "hw/timer/xlnx-zynqmp-rtc.h"
|
||||
|
@ -41,6 +42,8 @@
|
|||
#define XLNX_ZYNQMP_NUM_UARTS 2
|
||||
#define XLNX_ZYNQMP_NUM_SDHCI 2
|
||||
#define XLNX_ZYNQMP_NUM_SPIS 2
|
||||
#define XLNX_ZYNQMP_NUM_GDMA_CH 8
|
||||
#define XLNX_ZYNQMP_NUM_ADMA_CH 8
|
||||
|
||||
#define XLNX_ZYNQMP_NUM_QSPI_BUS 2
|
||||
#define XLNX_ZYNQMP_NUM_QSPI_BUS_CS 2
|
||||
|
@ -94,6 +97,8 @@ typedef struct XlnxZynqMPState {
|
|||
XlnxDPDMAState dpdma;
|
||||
XlnxZynqMPIPI ipi;
|
||||
XlnxZynqMPRTC rtc;
|
||||
XlnxZDMA gdma[XLNX_ZYNQMP_NUM_GDMA_CH];
|
||||
XlnxZDMA adma[XLNX_ZYNQMP_NUM_ADMA_CH];
|
||||
|
||||
char *boot_cpu;
|
||||
ARMCPU *boot_cpu_ptr;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue