mirror of
https://github.com/Motorhead1991/qemu.git
synced 2025-08-06 17:23:56 -06:00
nios2: Add architecture emulation support
Add support for emulating Altera NiosII R1 architecture into qemu. This patch is based on previous work by Chris Wulff from 2012 and updated to latest mainline QEMU. Signed-off-by: Marek Vasut <marex@denx.de> Cc: Chris Wulff <crwulff@gmail.com> Cc: Jeff Da Silva <jdasilva@altera.com> Cc: Ley Foon Tan <lftan@altera.com> Cc: Sandra Loosemore <sandra@codesourcery.com> Cc: Yves Vandervennet <yvanderv@altera.com> Cc: Alexander Graf <agraf@suse.de> Message-Id: <20170118220146.489-3-marex@denx.de> [rth: Remove tlb_flush from nios2_cpu_reset.] Signed-off-by: Richard Henderson <rth@twiddle.net>
This commit is contained in:
Chris Wulff
Richard Henderson
parent
a678502e4f
commit
032c76bc6f
10 changed files with 2239 additions and 0 deletions
237
target/nios2/cpu.c
Normal file
237
target/nios2/cpu.c
Normal file
|
|
@ -0,0 +1,237 @@
|
|||
/*
|
||||
* QEMU Nios II CPU
|
||||
*
|
||||
* Copyright (c) 2012 Chris Wulff <crwulff@gmail.com>
|
||||
*
|
||||
* This library is free software; you can redistribute it and/or
|
||||
* modify it under the terms of the GNU Lesser General Public
|
||||
* License as published by the Free Software Foundation; either
|
||||
* version 2.1 of the License, or (at your option) any later version.
|
||||
*
|
||||
* This library is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
||||
* Lesser General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU Lesser General Public
|
||||
* License along with this library; if not, see
|
||||
* <http://www.gnu.org/licenses/lgpl-2.1.html>
|
||||
*/
|
||||
|
||||
#include "qemu/osdep.h"
|
||||
#include "qemu-common.h"
|
||||
#include "qapi/error.h"
|
||||
#include "cpu.h"
|
||||
#include "exec/log.h"
|
||||
#include "exec/gdbstub.h"
|
||||
#include "hw/qdev-properties.h"
|
||||
|
||||
static void nios2_cpu_set_pc(CPUState *cs, vaddr value)
|
||||
{
|
||||
Nios2CPU *cpu = NIOS2_CPU(cs);
|
||||
CPUNios2State *env = &cpu->env;
|
||||
|
||||
env->regs[R_PC] = value;
|
||||
}
|
||||
|
||||
static bool nios2_cpu_has_work(CPUState *cs)
|
||||
{
|
||||
return cs->interrupt_request & (CPU_INTERRUPT_HARD | CPU_INTERRUPT_NMI);
|
||||
}
|
||||
|
||||
/* CPUClass::reset() */
|
||||
static void nios2_cpu_reset(CPUState *cs)
|
||||
{
|
||||
Nios2CPU *cpu = NIOS2_CPU(cs);
|
||||
Nios2CPUClass *ncc = NIOS2_CPU_GET_CLASS(cpu);
|
||||
CPUNios2State *env = &cpu->env;
|
||||
|
||||
if (qemu_loglevel_mask(CPU_LOG_RESET)) {
|
||||
qemu_log("CPU Reset (CPU %d)\n", cs->cpu_index);
|
||||
log_cpu_state(cs, 0);
|
||||
}
|
||||
|
||||
ncc->parent_reset(cs);
|
||||
|
||||
memset(env->regs, 0, sizeof(uint32_t) * NUM_CORE_REGS);
|
||||
env->regs[R_PC] = cpu->reset_addr;
|
||||
|
||||
#if defined(CONFIG_USER_ONLY)
|
||||
/* Start in user mode with interrupts enabled. */
|
||||
env->regs[CR_STATUS] = CR_STATUS_U | CR_STATUS_PIE;
|
||||
#else
|
||||
env->regs[CR_STATUS] = 0;
|
||||
#endif
|
||||
}
|
||||
|
||||
static void nios2_cpu_initfn(Object *obj)
|
||||
{
|
||||
CPUState *cs = CPU(obj);
|
||||
Nios2CPU *cpu = NIOS2_CPU(obj);
|
||||
CPUNios2State *env = &cpu->env;
|
||||
static bool tcg_initialized;
|
||||
|
||||
cs->env_ptr = env;
|
||||
|
||||
#if !defined(CONFIG_USER_ONLY)
|
||||
mmu_init(env);
|
||||
#endif
|
||||
|
||||
if (tcg_enabled() && !tcg_initialized) {
|
||||
tcg_initialized = true;
|
||||
nios2_tcg_init();
|
||||
}
|
||||
}
|
||||
|
||||
Nios2CPU *cpu_nios2_init(const char *cpu_model)
|
||||
{
|
||||
Nios2CPU *cpu = NIOS2_CPU(object_new(TYPE_NIOS2_CPU));
|
||||
|
||||
object_property_set_bool(OBJECT(cpu), true, "realized", NULL);
|
||||
|
||||
return cpu;
|
||||
}
|
||||
|
||||
static void nios2_cpu_realizefn(DeviceState *dev, Error **errp)
|
||||
{
|
||||
CPUState *cs = CPU(dev);
|
||||
Nios2CPUClass *ncc = NIOS2_CPU_GET_CLASS(dev);
|
||||
Error *local_err = NULL;
|
||||
|
||||
cpu_exec_realizefn(cs, &local_err);
|
||||
if (local_err != NULL) {
|
||||
error_propagate(errp, local_err);
|
||||
return;
|
||||
}
|
||||
|
||||
qemu_init_vcpu(cs);
|
||||
cpu_reset(cs);
|
||||
|
||||
ncc->parent_realize(dev, errp);
|
||||
}
|
||||
|
||||
static bool nios2_cpu_exec_interrupt(CPUState *cs, int interrupt_request)
|
||||
{
|
||||
Nios2CPU *cpu = NIOS2_CPU(cs);
|
||||
CPUNios2State *env = &cpu->env;
|
||||
|
||||
if ((interrupt_request & CPU_INTERRUPT_HARD) &&
|
||||
(env->regs[CR_STATUS] & CR_STATUS_PIE)) {
|
||||
cs->exception_index = EXCP_IRQ;
|
||||
nios2_cpu_do_interrupt(cs);
|
||||
return true;
|
||||
}
|
||||
return false;
|
||||
}
|
||||
|
||||
|
||||
static void nios2_cpu_disas_set_info(CPUState *cpu, disassemble_info *info)
|
||||
{
|
||||
/* NOTE: NiosII R2 is not supported yet. */
|
||||
info->mach = bfd_arch_nios2;
|
||||
#ifdef TARGET_WORDS_BIGENDIAN
|
||||
info->print_insn = print_insn_big_nios2;
|
||||
#else
|
||||
info->print_insn = print_insn_little_nios2;
|
||||
#endif
|
||||
}
|
||||
|
||||
static int nios2_cpu_gdb_read_register(CPUState *cs, uint8_t *mem_buf, int n)
|
||||
{
|
||||
Nios2CPU *cpu = NIOS2_CPU(cs);
|
||||
CPUClass *cc = CPU_GET_CLASS(cs);
|
||||
CPUNios2State *env = &cpu->env;
|
||||
|
||||
if (n > cc->gdb_num_core_regs) {
|
||||
return 0;
|
||||
}
|
||||
|
||||
if (n < 32) { /* GP regs */
|
||||
return gdb_get_reg32(mem_buf, env->regs[n]);
|
||||
} else if (n == 32) { /* PC */
|
||||
return gdb_get_reg32(mem_buf, env->regs[R_PC]);
|
||||
} else if (n < 49) { /* Status regs */
|
||||
return gdb_get_reg32(mem_buf, env->regs[n - 1]);
|
||||
}
|
||||
|
||||
/* Invalid regs */
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int nios2_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)
|
||||
{
|
||||
Nios2CPU *cpu = NIOS2_CPU(cs);
|
||||
CPUClass *cc = CPU_GET_CLASS(cs);
|
||||
CPUNios2State *env = &cpu->env;
|
||||
|
||||
if (n > cc->gdb_num_core_regs) {
|
||||
return 0;
|
||||
}
|
||||
|
||||
if (n < 32) { /* GP regs */
|
||||
env->regs[n] = ldl_p(mem_buf);
|
||||
} else if (n == 32) { /* PC */
|
||||
env->regs[R_PC] = ldl_p(mem_buf);
|
||||
} else if (n < 49) { /* Status regs */
|
||||
env->regs[n - 1] = ldl_p(mem_buf);
|
||||
}
|
||||
|
||||
return 4;
|
||||
}
|
||||
|
||||
static Property nios2_properties[] = {
|
||||
DEFINE_PROP_BOOL("mmu_present", Nios2CPU, mmu_present, true),
|
||||
/* ALTR,pid-num-bits */
|
||||
DEFINE_PROP_UINT32("mmu_pid_num_bits", Nios2CPU, pid_num_bits, 8),
|
||||
/* ALTR,tlb-num-ways */
|
||||
DEFINE_PROP_UINT32("mmu_tlb_num_ways", Nios2CPU, tlb_num_ways, 16),
|
||||
/* ALTR,tlb-num-entries */
|
||||
DEFINE_PROP_UINT32("mmu_pid_num_entries", Nios2CPU, tlb_num_entries, 256),
|
||||
DEFINE_PROP_END_OF_LIST(),
|
||||
};
|
||||
|
||||
|
||||
static void nios2_cpu_class_init(ObjectClass *oc, void *data)
|
||||
{
|
||||
DeviceClass *dc = DEVICE_CLASS(oc);
|
||||
CPUClass *cc = CPU_CLASS(oc);
|
||||
Nios2CPUClass *ncc = NIOS2_CPU_CLASS(oc);
|
||||
|
||||
ncc->parent_realize = dc->realize;
|
||||
dc->realize = nios2_cpu_realizefn;
|
||||
dc->props = nios2_properties;
|
||||
ncc->parent_reset = cc->reset;
|
||||
cc->reset = nios2_cpu_reset;
|
||||
|
||||
cc->has_work = nios2_cpu_has_work;
|
||||
cc->do_interrupt = nios2_cpu_do_interrupt;
|
||||
cc->cpu_exec_interrupt = nios2_cpu_exec_interrupt;
|
||||
cc->dump_state = nios2_cpu_dump_state;
|
||||
cc->set_pc = nios2_cpu_set_pc;
|
||||
cc->disas_set_info = nios2_cpu_disas_set_info;
|
||||
#ifdef CONFIG_USER_ONLY
|
||||
cc->handle_mmu_fault = nios2_cpu_handle_mmu_fault;
|
||||
#else
|
||||
cc->do_unaligned_access = nios2_cpu_do_unaligned_access;
|
||||
cc->get_phys_page_debug = nios2_cpu_get_phys_page_debug;
|
||||
#endif
|
||||
cc->gdb_read_register = nios2_cpu_gdb_read_register;
|
||||
cc->gdb_write_register = nios2_cpu_gdb_write_register;
|
||||
cc->gdb_num_core_regs = 49;
|
||||
}
|
||||
|
||||
static const TypeInfo nios2_cpu_type_info = {
|
||||
.name = TYPE_NIOS2_CPU,
|
||||
.parent = TYPE_CPU,
|
||||
.instance_size = sizeof(Nios2CPU),
|
||||
.instance_init = nios2_cpu_initfn,
|
||||
.class_size = sizeof(Nios2CPUClass),
|
||||
.class_init = nios2_cpu_class_init,
|
||||
};
|
||||
|
||||
static void nios2_cpu_register_types(void)
|
||||
{
|
||||
type_register_static(&nios2_cpu_type_info);
|
||||
}
|
||||
|
||||
type_init(nios2_cpu_register_types)
|
||||
Loading…
Add table
Add a link
Reference in a new issue